2009 Teridian Semiconductor Corporation Rev 1.3 MII (" />
參數(shù)資料
型號： 78Q2120C09-64CGT/F
廠商： Maxim Integrated Products
文件頁數(shù)： 33/35頁
文件大小： 0K
描述： TXRX 10/100 BASE 3.3V 64-LQFP
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 160
類型： 以太網(wǎng)
驅(qū)動器/接收器數(shù)： 4/4
規(guī)程： MII
電源電壓： 3 V ~ 3.6 V
安裝類型： 表面貼裝
封裝/外殼： 64-LQFP
供應(yīng)商設(shè)備封裝： 64-LQFP（10x10）
包裝： 散裝
78Q2120C
10/100BASE-TX
Transceiver
Page: 7 of 35
2009 Teridian Semiconductor Corporation
Rev 1.3
MII (continued)
NAME
PIN
TYPE DESCRIPTION
RX_ER
25
COZ
RECEIVE ERROR: RX_ER is asserted high when an error is detected during a
frame reception. In PCS bypass mode, this pin becomes the MSB of the receive
5-bit code group. This pin is tristated in the isolate mode.
MDC
18
CIS
MANAGEMENT DATA CLOCK: MDC is the clock used for transferring data
via the MDIO pin.
MDIO
17
CIO
MANAGEMENT DATA INPUT/OUTPUT: MDIO is a bi-directional port used to
access management registers within the 78Q2120C. This pin requires an
external pull-up resistor as specified in IEEE-802.3.
PHY ADDRESS
NAME
PIN
TYPE
DESCRIPTION
PHYAD[4:0]
12-16
CI
PHY ADDRESS: Allows 31 configurable PHY addresses. The 78Q2120C
always responds to broadcast data transactions via the MII interface when the
PHYAD bits are all zero, independent of the logic levels of the PHYAD pins.
PMA (PHYSICAL MEDIA ATTACHMENT) INTERFACE
NAME
PIN
TYPE
DESCRIPTION
PCSBP
64
CID
PCS BYPASS: When high, the 100BASE-TX PCS is bypassed, as well as
the scrambler and descrambler functions. Scrambled 5-bit code groups for
transmission are applied to the TX_ER, TXD[3:0] pins and received on the
RX_ER, RXD[3:0] pins. The RX_DV and TX_EN signals are not valid in this
mode. PCS bypass mode is only valid when 100BASE-TX is enabled and
auto-negotiation is disabled.
This mode can also be entered by setting
MR16.1.
CONTROL AND STATUS
NAME
PIN
TYPE
DESCRIPTION
RST
6
CIU
ACTIVE-LOW RESET: When pulled low, the pin resets the chip. The reset
pulse must be long enough to guarantee stabilization of the supply voltage
and startup of the oscillator. Refer to the Electrical Specifications for the
reset pulse requirements. There are 2 other ways to reset the chip:
i)
through the internal power-on-reset (activated when the chip is
being powered up)
ii)
through the MII register bit (MR0.15)
PWRDN
7
CID
POWER-DOWN: The 78Q2120C may be placed in a low power consumption
state by setting this signal to logic high. While in the power-down state, the
78Q2120C still responds to management transactions. This power-down
state can also be activated using the PWRDN bit in the MII register (MR0.11).
相關(guān)PDF資料
PDF描述
VE-JWF-MW-F2 CONVERTER MOD DC/DC 72V 100W
VE-JWF-MW-F1 CONVERTER MOD DC/DC 72V 100W
VE-JWD-MW-F4 CONVERTER MOD DC/DC 85V 100W
MAX3845UCQ+D IC SW/CBL DRVR DVI/HDMI 100TQFP
VE-JWB-MW-F3 CONVERTER MOD DC/DC 95V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
78Q2120C09-64CGTR/F 功能描述:TXRX 10/100 BASE 3.3V 64-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:25 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:16-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-PDIP 包裝:管件
78Q2120C09-CGTR/F 功能描述:以太網(wǎng) IC 10-100 Fast Ethernet Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
78Q2120C09-DB 功能描述:以太網(wǎng)開發(fā)工具 78Q2120C09 Demo Boa RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓:
78Q2120-CGT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10/100BASE-TX Ethernet Transceiver
78Q2123 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:10/100BASE-TX Transceiver
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*