參數(shù)資料
型號(hào)： 74VHC4046MX
廠商： NATIONAL SEMICONDUCTOR CORP
元件分類： XO, clock
英文描述： CMOS Phase Lock Loop
中文描述： PHASE LOCKED LOOP, PDSO16
封裝： PLASTIC, SOIC-16
文件頁(yè)數(shù)： 9/14頁(yè)
文件大小： 283K
代理商： 74VHC4046MX
Detailed Circuit Description
(Continued)
the capacitor once the capacitor charges up to the thresh-
old of the schmitt trigger the oscillator logic flips the capaci-
tor over and causes the mirror to charge the opposite side
of the capacitor. The output from the internal logic is then
taken to pin 4.
The input to the VCO is a very high impedance CMOS input
and so it will not load down the loop filter, easing the filters
design. In order to make signals at the VCO input accessible
without degrading the loop performance a source follower
transistor is provided. This transistor can be used by con-
necting a resistor to ground and its drain output will follow
the VCO input signal.
An inhibit signal is provided to allow disabling of the VCO
and the source follower. This is useful if the internal VCO is
not being used. A logic high on inhibit disables the VCO and
source follower.
The output of the VCO is a standard high speed CMOS
output with an equivalent LSTTL fanout of 10. The VCO
output is approximately a square wave. This output can ei-
ther directly feed the comparator input of the phase compar-
ators or feed external prescalers (counters) to enable fre-
quency synthesis.
PHASE COMPARATORS
All three phase comparators share two inputs, Signal In and
Comparator In. The Signal In has a special DC bias network
that enables AC coupling of input signals. If the signals are
not AC coupled then this input requires logic levels the
same as standard 74VHC. The Comparator input is a stan-
dard digital input. Both input structures are shown in Figure
3.
The outputs of these comparators are essentially standard
74VHC voltage outputs. (Comparator II is TRI-STATE.)
TL/F/11675-19
FIGURE 3. Logic Diagram for Phase Comparator I and the Common Input Circuit for All Three Comparators
TL/F/11675–20
FIGURE 4. Typical Phase Comparator I. Waveforms
9
相關(guān)PDF資料
PDF描述
74VHC4046N CMOS Phase Lock Loop
74VHC4046NX CMOS Phase Lock Loop
74VHC4046MTC CMOS Phase Lock Loop
74VHC4046 CMOS Phase Lock Loop
74VHC4046M CMOS Phase Lock Loop
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74VHC4046N 功能描述:鎖相環(huán) - PLL CMOS Phase-Lock Loop RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
74VHC4046NX 制造商:NSC 制造商全稱:National Semiconductor 功能描述:CMOS Phase Lock Loop
74VHC4051 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:8-Channel Analog Multiplexer . Dual 4-Channel Analog Multiplexer . Triple 2-Channel Analog Multiplexer
74VHC4051AFT 功能描述:1 Circuit IC Switch 8:1 37 Ohm 16-TSSOPB 制造商:toshiba semiconductor and storage 系列:- 包裝:剪切帶（CT） 零件狀態(tài):有效 開(kāi)關(guān)電路:- 多路復(fù)用器/解復(fù)用器電路:8:1 電路數(shù):1 導(dǎo)通電阻（最大值）:37 歐姆 通道至通道匹配（ΔRon）:5 歐姆 電壓 -?電源，單（V+）:2 V ~ 5.5 V 電壓 - 電源，雙（V±）:- 開(kāi)關(guān)時(shí)間（Ton, Tof）（最大值）:12ns，12ns -3db 帶寬:180MHz 電荷注入:- 溝道電容 （CS(off），CD（off））:0.5pF，23.4pF 電流 - 漏泄（IS（off））（最大值）:100nA 串?dāng)_:-45dB @ 1MHz 工作溫度:-40°C ~ 85°C（TA） 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商器件封裝:16-TSSOPB 標(biāo)準(zhǔn)包裝:1
74VHC4051M 功能描述:多路器開(kāi)關(guān) IC 8-Chan Ana Multiplex RoHS:否 制造商:Texas Instruments 通道數(shù)量:1 開(kāi)關(guān)數(shù)量:4 開(kāi)啟電阻（最大值）:7 Ohms 開(kāi)啟時(shí)間（最大值）: 關(guān)閉時(shí)間（最大值）: 傳播延遲時(shí)間:0.25 ns 工作電源電壓:2.3 V to 3.6 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UQFN-16
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*