- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375089 > 74VHC163SJ (FAIRCHILD SEMICONDUCTOR CORP) Quadruple 2-Input Positive-NOR Gates 14-SOIC -40 to 85 PDF資料下載
參數(shù)資料
| 型號： | 74VHC163SJ |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 通用總線功能 |
| 英文描述： | Quadruple 2-Input Positive-NOR Gates 14-SOIC -40 to 85 |
| 中文描述： | AHC/VHC SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16 |
| 封裝： | 5.30 MM, EIAJ TYPE2, SOP-16 |
| 文件頁數(shù)： | 2/10頁 |
| 文件大小： | 123K |
| 代理商： | 74VHC163SJ |
www.fairchildsemi.com
2
7
Connection Diagram
Pin Descriptions
Functional Description
The VHC163 counts in modulo-16 binary sequence. From
state 15 (HHHH) it increments to state 0 (LLLL). The clock
inputs of all flip-flops are driven in parallel through a clock
buffer. Thus all changes of the Q outputs occur as a result
of, and synchronous with, the LOW-to-HIGH transition of
the CP input signal. The circuits have four fundamental
modes of operation, in order of precedence: synchronous
reset, parallel load, count-up and hold. Four control
inputs
—
Synchronous Reset (MR), Parallel Enable (PE),
Count Enable Parallel (CEP) and Count Enable Trickle
(CET)
—
determine the mode of operation, as shown in the
Mode Select Table. A LOW signal on MR overrides count-
ing and parallel loading and allows all outputs to go LOW
on the next rising edge of CP. A LOW signal on PE over-
rides counting and allows information on the Parallel Data
(P
n
) inputs to be loaded into the flip-flops on the next rising
edge of CP. With PE and MR HIGH, CEP and CET permit
counting when both are HIGH. Conversely, a LOW signal
on either CEP or CET inhibits counting.
The VHC163 uses D-type edge-triggered flip-flops and
changing the MR, PE, CEP and CET inputs when the CP is
in either state does not cause errors, provided that the rec-
ommended setup and hold times, with respect to the rising
edge of CP, are observed.
The Terminal Count (TC) output is HIGH when CET is
HIGH and counter is in state 15. To implement synchro-
nous multistage counters, the TC outputs can be used with
the CEP and CET inputs in two different ways.
Figure 1 shows the connections for simple ripple carry, in
which the clock period must be longer than the CP to TC
delay of the first stage, plus the cumulative CET to TC
delays of the intermediate stages, plus the CET to CP
setup time of the last stage. This total delay plus setup time
sets the upper limit on clock frequency. For faster clock
rates, the carry lookahead connections shown in Figure 2
are recommended. In this scheme the ripple delay through
the intermediate stages commences with the same clock
that causes the first stage to tick over from max to min to
start its final cycle. Since this final cycle takes 16 clocks to
complete, there is plenty of time for the ripple to progress
through the intermediate stages. The critical timing that lim-
its the clock period is the CP to TC delay of the first stage
plus the CEP to CP setup time of the last stage. The TC
output is subject to decoding spikes due to internal race
conditions and is therefore not recommended for use as a
clock or asynchronous reset for flip-flops, registers or
counters.
Logic Equations: Count Enable
=
CEP
CET
PE
TC
=
Q
0
Q
1
Q
2
Q
3
CET
FIGURE 1.
FIGURE 2.
Pin Names
Description
CEP
Count Enable Parallel Input
CET
Count Enable Trickle Input
CP
Clock Pulse Input
MR
Synchronous Master Reset Input
P
0
–
P
3
PE
Parallel Data Inputs
Parallel Enable Inputs
Q
0
–
Q
3
TC
Flip-Flop Outputs
Terminal Count Output
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74VHC163MX | COUNTER|UP|4-BIT BINARY|HC-CMOS|SOP|16PIN|PLASTIC |
| 74VHC163SJX | COUNTER|UP|4-BIT BINARY|HC-CMOS|SOP|16PIN|PLASTIC |
| 74VHC16 | Quadruple 2-Input Positive-NAND Gates 14-TSSOP -40 to 85 |
| 74VHC164 | 8-Bit Serial-In, Parallel-Out Shift Register |
| 74VHC164MTCX_NL | 8-Bit Serial-In, Parallel-Out Shift Register |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74VHC163SJ_Q | 功能描述:計數(shù)器 IC 4-Bit Binary Counter RoHS:否 制造商:NXP Semiconductors 計數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計數(shù)法: 計數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| 74VHC163SJX | 功能描述:計數(shù)器移位寄存器 4-Bit Binary Counter RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| 74VHC164 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:8-Bit Serial-In, Parallel-Out Shift Register |
| 74VHC164_99 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:8-Bit Serial-In, Parallel-Out Shift Register |
| 74VHC164FT | 功能描述:IC REG SHIFT SIPO 8BIT 14TSSOP 制造商:toshiba semiconductor and storage 系列:TC74VHC 包裝:帶卷（TR） 零件狀態(tài):有效 邏輯類型:移位寄存器 輸出類型:推挽式 元件數(shù):1 每元件位數(shù):8 功能:串行至并行 電壓 - 電源:2 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商器件封裝:14-TSSOP 標(biāo)準(zhǔn)包裝:2,500 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。