- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370133 > 74VCXR162245 (ON SEMICONDUCTOR) Low-Voltage 1.8/2.5/3.3V 16-Bit Transceiver With 26Ω Series Resistors on A and B Outputs and 3.6 V-Tolerant Inputs and Outputs (3-State, Non-Inverting)(帶26Ω串聯(lián)電阻器,3.6V容限輸入和輸出的低壓1.8/2.5/3.3V,16位緩沖器(3態(tài),同相)) PDF資料下載
參數(shù)資料
| 型號(hào)： | 74VCXR162245 |
| 廠商： | ON SEMICONDUCTOR |
| 英文描述： | Low-Voltage 1.8/2.5/3.3V 16-Bit Transceiver With 26Ω Series Resistors on A and B Outputs and 3.6 V-Tolerant Inputs and Outputs (3-State, Non-Inverting)(帶26Ω串聯(lián)電阻器,3.6V容限輸入和輸出的低壓1.8/2.5/3.3V,16位緩沖器(3態(tài),同相)) |
| 中文描述： | 低電壓1.8/2.5/3.3V 16收發(fā)器26Ω串聯(lián)電阻的A和B輸出和3.6 V的電壓容限輸入和輸出位（3態(tài)，非反相）（帶26Ω串聯(lián)電阻器，3.6V的容限輸入和輸出的低壓1.8/2.5/3.3V，16位緩沖器（三態(tài)，同相）） |
| 文件頁數(shù)： | 9/12頁 |
| 文件大?。?/td> | 147K |
| 代理商： | 74VCXR162245 |
74VCXR162245
http://onsemi.com
9
Figure 7. Carrier Tape Specifications
D
1
FOR COMPONENTS
2.0 mm
×
1.2 mm
AND LARGER
10 PITCHES
CUMULATIVE
TOLERANCE ON
TAPE
±
0.2 mm
(
±
0.008")
CENTER LINES
OF CAVITY
EMBOSSMENT
USER DIRECTION OF FEED
K
0
SEE
NOTE 2
P
0
P
2
D
E
F
W
B
0
+
+
+
K
t
B
1
TOP
COVER
TAPE
P
SEE NOTE 2
A
0
FOR MACHINE REFERENCE
ONLY
INCLUDING DRAFT AND RADII
CONCENTRIC AROUND B
0
R MIN.
TAPE AND COMPONENTS
SHALL PASS AROUND RADIUS R"
WITHOUT DAMAGE
BENDING RADIUS
*TOP COVER
TAPE THICKNESS (t
1
)
0.10 mm
(0.004") MAX.
EMBOSSED
CARRIER
EMBOSSMENT
TYPICAL
COMPONENT CAVITY
CENTER LINE
TYPICAL
COMPONENT
CENTER LINE
MAXIMUM COMPONENT ROTATION
10
°
CAMBER (TOP VIEW)
ALLOWABLE CAMBER TO BE 1 mm/100 mm NONACCUMULATIVE OVER 250
mm
100 mm
(3.937")
1 mm
(0.039") MAX
250 mm
(9.843")
1 mm MAX
TAPE
EMBOSSED CARRIER DIMENSIONS
(See Notes 1 and 2)
Tape
Size
B
1
Max
D
D
1
E
F
K
P
P
0
P
2
R
T
W
24mm
20.1mm
(0.791")
1.5 + 0.1mm
-0.0
(0.059
+0.004" -0.0)
1.5mm
Min
(0.060")
1.75
±
0.1 mm
(0.069
±
0.004")
11.5
±
0.10 mm
(0.453
±
0.004")
11.9 mm
Max
(0.468")
16.0
±
0.1 mm
(0.63
±
0.004")
4.0
±
0.1 mm
(0.157
±
0.004")
2.0
±
0.1 mm
(0.079
±
0.004")
30 mm
(1.18")
0.6 mm
(0.024")
24.3 mm
(0.957")
1. Metric Dimensions Govern–English are in parentheses for reference only.
2. A
0
, B
0
, and K
0
are determined by component size. The clearance between the components and the cavity must be within 0.05 mm min to
0.50 mm max. The component cannot rotate more than 10
°
within the determined cavity
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74VHC4046 | CMOS Phase Lock Loop |
| 74VHC4046M | CMOS Phase Lock Loop |
| 74VHC4046MX | CMOS Phase Lock Loop |
| 74VHC4046N | CMOS Phase Lock Loop |
| 74VHC4046NX | CMOS Phase Lock Loop |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74VCXR162245TTR | 功能描述:總線收發(fā)器 16-Bit Bus Transcvr RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74VCXR162601 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs and 26з Series Resistors in the Outputs |
| 74VCXR162601_04 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs and 26з Series Resistors in the Outputs |
| 74VCXR162601_ZAA30262 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| 74VCXR162601MTD | 功能描述:總線收發(fā)器 18-Bit Univ Bus Tran RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。