- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382824 > 74VCXF162835 (Fairchild Semiconductor Corporation) Low Voltage 18-Bit Universal Bus Driver with 3.6V Tolerant Outputs and 26з Series Resistors in Outputs PDF資料下載
參數(shù)資料
| 型號： | 74VCXF162835 |
| 廠商： | Fairchild Semiconductor Corporation |
| 英文描述： | Low Voltage 18-Bit Universal Bus Driver with 3.6V Tolerant Outputs and 26з Series Resistors in Outputs |
| 中文描述： | 低電壓18位通用總線輸出為3.6V的容錯(cuò)和26з電阻的輸出驅(qū)動(dòng)器系列 |
| 文件頁數(shù)： | 5/8頁 |
| 文件大?。?/td> | 74K |
| 代理商： | 74VCXF162835 |
5
www.fairchildsemi.com
7
AC Electrical Characteristics
(Note 11)
Note 11:
For C
L
=
50pF, add approximately 300ps to the AC maximum specification.
Note 12:
Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The
specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t
OSHL
) or LOW-to-HIGH (t
OSLH
).
AC Electrical Characteristics Over Load
(Note 13)
Note 13:
Characterized only.
Dynamic Switching Characteristics
Symbol
Parameter
T
A
=
40
°
C to
+
85
°
C, C
L
=
30 pF, R
L
=
500
V
CC
=
3.3V
±
0.3V
V
CC
=
2.5
±
0.2V
Min
Max
Min
250
200
Units
V
CC
=
1.8
±
0.15V
Min
100
Max
Max
f
MAX
t
PHL
, t
PLH
Maximum Clock Frequency
Propagation Delay
MHz
0.6
3.1
0.8
4.0
1.5
7.2
ns
Bus to Bus
Propagation Delay
Clock to Bus
t
PHL
, t
PLH
1.0
3.2
1.5
4.1
2.0
7.4
ns
t
PHL
, t
PLH
Propagation Delay
LE to Bus
Output Enable Time
0.6
3.7
0.8
4.7
1.5
8.5
ns
t
PZL
, t
PZH
t
PLZ
, t
PHZ
t
S
t
H
t
W
t
OSHL
t
OSLH
0.6
4.3
0.8
5.9
1.5
9.8
ns
Output Disable Time
Setup Time
Hold Time
0.6
1.5
0.7
4.2
0.8
1.5
0.7
4.7
1.5
2.5
1.0
7.9
ns
ns
ns
Pulse Width
Output to Output Skew
(Note 12)
1.5
1.5
4.0
ns
0.5
0.5
0.75
ns
Symbol
Parameter
T
A
=
0
°
C to
+
85
°
C, R
L
=
500
V
CC
=
3.3V
±
03V
C
L
=
50 pF
Min
1.0
Units
Max
3.4
t
PHL
, t
PLH
t
PHL
, t
PLH
t
PHL
, t
PLH
t
PZL
, t
PZH
t
PLZ
, t
PHZ
t
S
t
H
Prop Delay Bus to Bus
ns
Prop Delay Clock to Bus
Prop Delay LE to Bus
Output Enable Time
1.4
1.0
1.0
3.5
4.0
4.6
ns
ns
ns
Output Disable Time
Setup Time
Hold Time
1.0
1.0
0.6
4.5
ns
ns
ns
Symbol
Parameter
Conditions
V
CC
(V)
1.8
2.5
3.3
T
A
=+
25
°
C
Typical
0.25
0.40
0.55
0.25
0.40
0.55
1.35
1.80
2.30
Units
V
OLP
Quiet Output Dynamic Peak V
OL
C
L
=
30 pF, V
IH
=
V
CC
, V
IL
=
0V
V
V
OLV
Quiet Output Dynamic Valley V
OL
C
L
=
30 pF, V
IH
=
V
CC
, V
IL
=
0V
1.8
2.5
3.3
V
V
OHV
Quiet Output Dynamic Valley V
OH
C
L
=
30 pF, V
IH
=
V
CC
, V
IL
=
0V
1.8
2.5
3.3
V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74VCXF162835MTD | Low Voltage 18-Bit Universal Bus Driver with 3.6V Tolerant Outputs and 26з Series Resistors in Outputs |
| 74VHC164M | Quadruple 2-Input Positive-NOR Gates 14-PDIP -40 to 85 |
| 74VHC164MTC | Quadruple 2-Input Positive-NOR Gates 14-SO -40 to 85 |
| 74VHC164N | Quadruple 2-Input Positive-NOR Gates 14-TSSOP -40 to 85 |
| 74VHC164SJ | Quadruple 2-Input Positive-NOR Gates 14-TSSOP -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74VCXF162835_ZAA30262 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| 74VCXF162835_ZAA31162 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| 74VCXF162835MTD | 功能描述:總線收發(fā)器 18-Bit Univ Bus Drv RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74VCXF162835MTD_Q | 功能描述:總線收發(fā)器 18-Bit Univ Bus Drv RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74VCXF162835MTX | 功能描述:總線收發(fā)器 18-Bit Univ Bus Drv RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。