參數(shù)資料
型號(hào): 74VCX16841
廠商: Fairchild Semiconductor Corporation
英文描述: Low Voltage 20-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs
中文描述: 低電壓20位透明鎖存器,在3.6V耐壓輸入和輸出
文件頁(yè)數(shù): 1/7頁(yè)
文件大小: 65K
代理商: 74VCX16841
March 1998
Revised April 1999
7
1999 Fairchild Semiconductor Corporation
DS500132.prf
www.fairchildsemi.com
74VCX16841
Low Voltage 20-Bit Transparent Latch with 3.6V Tolerant
Inputs and Outputs
General Description
The VCX16841 contains twenty non-inverting latches with
3-STATE outputs and is intended for bus oriented applica-
tions. The device is byte controlled. The flip-flops appear
transparent to the data when the Latch enable (LE) is
HIGH. When LE is LOW, the data that meets the setup time
is latched. Data appears on the bus when the Output
Enable (OE) is LOW. When OE is HIGH, the outputs are in
a high impedance state.
The 74VCX16841 is designed for low voltage (1.65V to
3.6V) V
CC
applications with I/O compatibility up to 3.6V.
The 74VCX16841 is fabricated with an advanced CMOS
technology to achieve high speed operation while maintain-
ing low CMOS power dissipation.
Features
I
1.65V–3.6V V
CC
supply operation
I
3.6V tolerant inputs and outputs
I
t
PD
(D
n
to O
n
)
3.0 ns max for 3.0V to 3.6V V
CC
3.4 ns max for 2.3V to 2.7V V
CC
6.8 ns max for 1.65V to 1.95V V
CC
I
Power-off high impedance inputs and outputs
I
Supports live insertion and withdrawal (Note 1)
I
Static Drive (I
OH
/I
OL
)
±
24 mA @ 3.0V V
CC
±
18 mA @ 2.3V V
CC
±
6 mA @ 1.65V V
CC
I
Uses patented noise/EMI reduction circuitry
I
Latch-up performance exceeds 300 mA
I
ESD performance:
Human body model
>
2000V
Machine model
>
200V
Note 1:
To ensure the high-impedance state during power up or power
down, OE should be tied to V
CC
through a pull-up resistor; the minimum
value of the resistor is determined by the current-sourcing capability of the
driver.
Ordering Code:
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbol
Pin Descriptions
Order Number
74VCX16841MTD
Package Number
MTD56
Package Description
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Pin Names
Description
OE
n
LE
n
D
0
–D
19
O
0
–O
19
Output Enable Input (Active LOW)
Latch Enable Input
Inputs
Outputs
相關(guān)PDF資料
PDF描述
74VCX16841MTD Low Voltage 20-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs
74VCX16841MTDX 10-Bit D-Type Latch
74VCXF162835 Low Voltage 18-Bit Universal Bus Driver with 3.6V Tolerant Outputs and 26з Series Resistors in Outputs
74VCXF162835MTD Low Voltage 18-Bit Universal Bus Driver with 3.6V Tolerant Outputs and 26з Series Resistors in Outputs
74VHC164M Quadruple 2-Input Positive-NOR Gates 14-PDIP -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74VCX16841_04 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Low Voltage 20-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs
74VCX16841MTD 功能描述:閉鎖 20-Bit Trans Latch RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel
74VCX16841MTD_Q 功能描述:閉鎖 20-Bit Trans Latch RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel
74VCX16841MTDX 功能描述:閉鎖 20-Bit Trans Latch RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel
74VCX2245 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Low Voltage Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26W Series Resistors in B Outputs