參數(shù)資料
型號: 74LVT652D,118
廠商: NXP Semiconductors
文件頁數(shù): 9/14頁
文件大?。?/td> 0K
描述: IC TRANSCEIVER 8BIT N-INV 24SOIC
產(chǎn)品培訓模塊: Logic Packages
標準包裝: 1,000
系列: 74LVT
邏輯類型: 收發(fā)器,非反相
元件數(shù): 1
每個元件的位元數(shù): 8
輸出電流高,低: 32mA,64mA
電源電壓: 2.7 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 24-SO
包裝: 帶卷 (TR)
其它名稱: 74LVT652D-T
74LVT652D-T-ND
935167230118
Philips Semiconductors
Product specification
74LVT652
3.3V Octal transceiver/register, non-inverting
(3-State)
1998 Feb 19
4
The following examples demonstrate the four fundamental
bus-management functions that can be performed with the
74LVT652.
The select pins determine whether data is stored or transferred
through the device in real time.
The output enable pins determine the direction of the data flow.
}
REAL TIME BUS TRANSFER
BUS B TO BUS A
OEAB OEBA CPAB CPBA SAB
SBA
LL
X
L
}
REAL TIME BUS TRANSFER
BUS A TO BUS B
OEAB OEBA CPAB CPBA SAB
SBA
HH
X
L
X
}
STORAGE FROM
A, B, OR A AND B
OEAB OEBA CPAB CPBA SAB
SBA
XH
XXX
LX
X
XX
LH
↑↑
XX
}
TRANSFER STORED DATA
TO A OR B
OEAB OEBA CPAB CPBA SAB
SBA
H
L
H | L H | L
H
A
B
SV00055
FUNCTION TABLE
INPUTS
DATA I/O
OPERATING MODE
OEAB
OEBA
CPAB
CPBA
SAB
SBA
An
Bn
OPERATING MODE
L
H
H or L
H or L
X
Input
Isolation
Store A and B data
X
H
H or L
X
**
X
Input
Unspecified**
Output*
Store A, Hold B
Store A in both registers
L
X
L
H or L
X
**
Unspecified**
Output*
Input
Hold A, Store B
Store B in both registers
L
X
H or L
X
L
H
Output
Input
Real time B data to A bus
Stored B data to A bus
H
X
H or L
X
L
H
X
Input
Output
Real time A data to B bus
Store A data to B bus
H
L
H or L
H
Output
Stored A data to B bus
Stored B data to A bus
H = High voltage level
L
= Low voltage level
X = Don’t care
↑ = Low-to-High clock transition
*
The data output function may be enabled or disabled by various signals at the OEBA and OEAB inputs. Data input functions are always
enabled, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock.
**
If both Select controls (SAB and SBA) are Low, then clocks can occur simultaneously. If either Select control is High, the clocks must be
staggered in order to load both registers.
相關(guān)PDF資料
PDF描述
74LVT652D,112 IC TRANSCEIVER 8BIT N-INV 24SOIC
74LVT16646ADGG,118 IC TRANSCVR 16BIT N-INV 56TSSOP
IDT74LVCH16646APAG8 IC BUS TRSCVR 3-ST 16BIT 56TSSOP
IDT74FCT16952CTPVG8 IC REGSTERD TRSCVR 16BIT 56SSOP
IDT74FCT16952ATPVG8 IC REGSTERD TRSCVR 16BIT 56SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74LVT652DB 功能描述:總線收發(fā)器 3.3V OCTAL REG XCVR 3-S RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74LVT652DB,112 功能描述:總線收發(fā)器 3.3V OCTAL REG XCVR RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74LVT652DB,118 功能描述:總線收發(fā)器 3.3V OCTAL REG XCVR RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74LVT652DB-T 功能描述:總線收發(fā)器 3.3V OCTAL REG XCVR 3-S RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74LVT652D-T 功能描述:總線收發(fā)器 3.3V OCTAL REG XCVR 3-S RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel