- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360497 > 74LVC162373A (NXP Semiconductors N.V.) 16-bit D-type transparent latch with 30Ω series termination resistors, 5V input/output tolerant (3-State)(帶30Ω系列終端電阻器，5V輸入/輸出容限的16位D透明鎖存器（三態(tài)）) PDF資料下載
參數(shù)資料
| 型號： | 74LVC162373A |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 16-bit D-type transparent latch with 30Ω series termination resistors, 5V input/output tolerant (3-State)(帶30Ω系列終端電阻器，5V輸入/輸出容限的16位D透明鎖存器（三態(tài)）) |
| 中文描述： | 16位D型透明鎖存器與30Ω串聯(lián)端接電阻器，5V的輸入/輸出寬容（3態(tài)）（帶30Ω系列終端電阻器，5V的輸入/輸出容限的16位?透明鎖存器（三態(tài)） ） |
| 文件頁數(shù)： | 2/16頁 |
| 文件大?。?/td> | 88K |
| 代理商： | 74LVC162373A |
1999 Aug 05
2
Philips Semiconductors
Product specification
16-bit D-type transparent latch with 30
series
termination resistors; 5 V input/output tolerant; 3-state
74LVC162373A;
74LVCH162373A
FEATURES
ESD protection:
HBM EIA/JESD22-A114-A
exceeds 2000 V
MM EIA/JESD22-A115-A
exceeds 200 V
5 V tolerant input/output for
interfacing with 5 V logic
Wide supply voltage range of
1.2 to 3.6 V
Complies with JEDEC standard
no. 8-1A
CMOS low power consumption
MULTIBYTE
flow-through
standard pin-out architecture
Lowinductancemultiplepowerand
ground pins for minimum noise and
ground bounce
Direct interface with TTL levels
All data inputs have bus hold
(74LVCH162373A only)
High impedance when V
CC
= 0
Power off disables outputs,
permitting live insertion.
DESCRIPTION
The 74LVC(H)162373A is a 16-bit D-type transparent latch featuring separate
D-type inputs for each latch and 3-state outputs for bus oriented applications.
One latch enable (LE) input and one output enable (OE) are provide for each
octal. Inputs can be driven from either 3.3 or 5 V devices. In 3-state operation,
outputs can handle 5 V. These features allow the use of these devices in a
mixed 3.3 and 5 V environment.
The74LVC(H)162373consistsof2sectionsofeightD-typetransparentlatches
with 3-state true outputs. When LE is HIGH, data at the D
n
inputs enter the
latches. In this condition the latches are transparent, i.e. a latch output will
change each time its corresponding D-input changes.
When LE is LOW the latches store the information that was present at the
D-inputs a set-up time preceding the HIGH-to-LOW transition of LE.
When OE is LOW, the contents of the eight latches are available at the outputs.
When OE is HIGH, the outputs go to the high-impedance OFF-state.
Operation of the OE input does not affect the state off latches.
The 74LVCH162373A bus hold data inputs eliminates the need for external pull
up resistors to hold unused inputs.
The 74LVC(H)162373A is designed with 30
series termination resistors in
both HIGH and LOW output stages to reduce line noise.
FUNCTION TABLE (per section of eight bits)
See note 1.
Note
1.
H = HIGH voltage level;
h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition;
L = LOW voltage level;
l = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition;
Z = high-impedance OFF-state.
OPERATION MODES
INPUTS
INTERNAL
LATCHES
OUTPUTS
OE
LE
D
n
L
H
l
h
l
h
Q
0
to Q
7
L
H
L
H
Z
Z
Enable and read register
(transparent mode)
L
L
L
L
H
H
H
H
L
L
L
L
L
H
L
H
L
H
Latch and read register
Latch register and disable outputs
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74LVCH162373A | 16-bit D-type transparent latch with 30Ω series termination resistors, 5V input/output tolerant (3-State)(帶30Ω系列終端電阻器，5V輸入/輸出容限的16位D透明鎖存器（三態(tài)）) |
| 74LVC162374A | 16-bit edge triggered D-type flip-flop with 30Ω series termination resistors, 5V input/output tolerant (3-State)(帶30Ω系列終端電阻器，5V輸入/輸出容限的16位邊沿觸發(fā)D觸發(fā)器（三態(tài)）) |
| 74LVCH162374A | 16-bit edge triggered D-type flip-flop with 30Ω series termination resistors, 5V input/output tolerant (3-State)(帶30Ω系列終端電阻器，5V輸入/輸出容限的16位邊沿觸發(fā)D觸發(fā)器（三態(tài)）) |
| 74LVC162374ADGG | 16-bit edge triggered D-type flip-flop with 30 ohmseries termination resistors; 5 V input/output tolerant; 3-state |
| 74LVC162374ADL | Quadruple 2-Line To 1-Line Data Selectors/Multiplexers With 3-State Outputs 16-SOIC -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LVC162373ADGG | 功能描述:閉鎖 3.3V 16 D-TP TRNSP LTCH 30 OHM RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74LVC162373ADGG,11 | 功能描述:閉鎖 IC 16BIT D TRANSP LATCH RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74LVC162373ADGG,112 | 制造商:NXP Semiconductors 功能描述: |
| 74LVC162373ADGG,118 | 制造商:NXP Semiconductors 功能描述: |
| 74LVC162373ADGG,51 | 功能描述:閉鎖 3.3V 16 D-TP TRNSP RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。