
Philips Semiconductors
Product specification
74LV4053
Triple 2-channel analog multiplexer/demultiplexer
2
853-2000 19618
1998 Jun 23
FEATURES
Optimized for low voltage applications: 1.0 to 6.0 V
Accepts TTL input levels between V
CC
= 2.7 V and V
CC
= 3.6 V
Low typ “ON” resistance:
100 at V
cc
– V
EE
= 4.5 V
150 at V
cc
– V
EE
= 3.0 V
240
at V
cc
– V
EE
= 2.0 V
Logic level translation: to enable 3 V logic to communicate with
±
3
V analog signals
Typical “break before make” built in
Output capability: non-standard
I
CC
category: MSI
DESCRIPTION
The 74LV4053 is a low-voltage CMOS device and is pin and
function compatible with the 74HC/HCT4053.
The 74LV4053 is a triple 2-channel analog multiplexer/demultiplexer with
a common enable input (E). Each multiplexer/demultiplexer has two
independent inputs/outputs (nY
0
to nY
1
), a common input/output (nZ)
and three digital select inputs (S
1
to S
3
).
With E LOW, one of the two switches is selected (low impedance
ON-state) by S
1
to S
3
With E HIGH, all switches are in the high
impedance OFF-states, independent of S
1
and S
3
.
V
CC
and GND are the supply voltage pins for the digital control inputs
(S
1
, to S
3
, and E). The V
CC
to GND ranges are 1.0 to 6.0 V. The
analog inputs/outputs (nY
0
, to nY
, and nZ) can swing between V
CC
as a positive limit and V
as a negative limit. V
- V
may not
exceed 6.0 V. For operation as a digital multiplexer/demultiplexer, V
EE
is connected to GND (typically ground).
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
°
C; t
r
=t
f
≤
2.5 ns
SYMBOL
Turn “ON” time
E to V
OS
S
n
to V
OS
Turn “OFF” time
E to V
OS
S
n
to V
OS
C
I
Input capacitance
C
PD
Power dissipation capacitance per switch
Maximum switch capacitance
independent (Y) common (Z)
NOTES:
1.
C
PD
is used to determine the dynamic power dissipation (P
D
in
μ
W)
P
D
= C
PD
×
V
CC2
×
f
i
((C
L +
C
S
)
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz; C
L
= output load capacity in pF;
f
o
= output frequency in MHz; C
S
= maximum switch capacitance in pF;
V
CC
= supply voltage in V;
((C
L
+C
S
)
×
V
CC2
×
f
o
) = sum of the outputs.
2.
The condition is V
I
= GND to V
CC
.
PARAMETER
CONDITIONS
TYPICAL
UNIT
t
PZH
/t
PZL
C
L
= 15 pF
R
L
= 1K
V
CC
= 3.3 V
16
20
ns
t
PHZ
/t
PLZ
17
16
3.5
36
5
8
See Notes 1 and 2
pF
C
S
ORDERING INFORMATION
PACKAGES
16-Pin Plastic DIL
16-Pin Plastic SO
16-Pin Plastic SSOP Type II
16-Pin Plastic TSSOP Type I
TEMPERATURE RANGE
–40
°
C to +125
°
C
–40
°
C to +125
°
C
–40
°
C to +125
°
C
–40
°
C to +125
°
C
OUTSIDE NORTH AMERICA
74LV4053 N
74LV4053 D
74LV4053 DB
74LV4053 PW
NORTH AMERICA
74LV4053 N
74LV4053 D
74LV4053 DB
74LV4053PW DH
PKG. DWG. #
SOT38-1
SOT109-1
SOT338-1
SOT403-1
PIN CONFIGURATION
SV01687
14
13
12
11
10
9
8
7
6
5
4
3
2
1
15
16
GND
V
CC
2Y
1
2Y
0
3Y
1
3Z
3Y
0
E
V
EE
2Z
1Z
1Y
1
1Y
0
S
1
S
2
S
3
PIN DESCRIPTION
PIN NUMBER
SYMBOL
FUNCTION
2, 1
2Y
0
, 2Y
1
3Y
0
, 3Y
1
E
Independent inputs/outputs
5, 3
Independent inputs/outputs
6
Enable input (active LOW)
7
V
EE
GND
Negative supply voltage
8
Ground (0 V)
11, 10, 9
S
1
to S
3
1Y
0
, 1Y
1
1Z to 3Z
Select inputs
12, 13
Independent inputs/outputs
14, 15, 4
Common inputs/outputs
16
V
CC
Positive supply voltage