- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370132 > 74LS221 (Fairchild Semiconductor Corporation) Dual Non-Retriggerable One-Shot with Clear and Complementary Outputs PDF資料下載
參數(shù)資料
| 型號(hào)： | 74LS221 |
| 廠商： | Fairchild Semiconductor Corporation |
| 英文描述： | Dual Non-Retriggerable One-Shot with Clear and Complementary Outputs |
| 中文描述： | 雙非Retriggerable一個(gè)明確和互補(bǔ)輸出鉛球 |
| 文件頁數(shù)： | 5/8頁 |
| 文件大?。?/td> | 120K |
| 代理商： | 74LS221 |
SN74LS221
http://onsemi.com
5
AC CHARACTERISTICS
(V
CC
= 5.0 V, T
A
= 25
°
C)
From
(Input)
To
Limits
Symbol
(Output)
Min
Typ
Max
Unit
Test Conditions
t
PLH
A
Q
45
70
ns
B
Q
35
55
t
PHL
A
Q
50
80
ns
C
ext
= 80 pF, R
ext
= 2.0
= 80 pF R
= 2 0
B
Q
40
65
t
PHL
Clear
Q
35
55
ns
C
= 15 pF,
L
See Figure 1
t
PLH
Clear
Q
44
65
ns
70
120
150
C
ext
= 80 pF, R
ext
= 2.0
t
W(out)
A or B
Q or Q
20
47
70
ns
C
ext
= 0, R
ext
= 2.0 k
600
670
750
C
ext
= 100 pF, R
ext
= 10 k
6.0
6.9
7.5
ms
C
ext
= 1.0
μ
F, R
ext
= 10 k
AC SETUP REQUIREMENTS
(V
CC
= 5.0 V, T
A
= 25
°
C)
Limits
Symbol
Parameter
Min
Typ
Max
Unit
Rate of Rise or Fall of Input Pulse
dv/dt
Schmitt, B
1.0
V/s
Logic Input, A
1.0
V/
μ
s
Input Pulse Width
t
W
A or B, t
W(in)
Clear, t
W
(clear)
40
ns
40
t
s
Clear-Inactive-State Setup Time
15
ns
R
ext
External Timing Resistance
1.4
100
k
C
ext
External Timing Capacitance
0
1000
μ
F
Output Duty Cycle
RT = 2.0 k
50
%
R
T
= MAX R
ext
90
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74LS260 | DUAL 5-INPUT NOR GATE |
| 74LS28 | QUAD 2-INPUT NOR BUFFER |
| 74LS33 | QUAD 2-INPUT NOR BUFFER |
| 74LS33 | Quad 2-Input NOR Buffer with Open-Collector Outputs |
| 74LS348 | 8-INPUT PRIORITY ENCODERS WITH 3-STATE OUTPUTS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LS221N | 制造商:Texas Instruments 功能描述: |
| 74LS240 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Octal TRI-STATE Buffers/Line Drivers/Line Receivers |
| 74LS240 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| 74LS240D | 制造商:Misc 功能描述: |
| 74LS240DC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。