- 您現(xiàn)在的位置：買賣IC網 > PDF目錄375077 > 74LCX573SJX (FAIRCHILD SEMICONDUCTOR CORP) Low Voltage Octal Latch with 5V Tolerant Inputs and Outputs PDF資料下載
參數(shù)資料
| 型號： | 74LCX573SJX |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 通用總線功能 |
| 英文描述： | Low Voltage Octal Latch with 5V Tolerant Inputs and Outputs |
| 中文描述： | LVC/LCX/Z SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20 |
| 封裝： | 5.30 MM, EIAJ TYPE2, SOP-20 |
| 文件頁數(shù)： | 1/12頁 |
| 文件大?。?/td> | 553K |
| 代理商： | 74LCX573SJX |
2005 Fairchild Semiconductor Corporation
DS012405
www.fairchildsemi.com
March 1995
Revised March 2005
7
74LCX573
Low Voltage Octal Latch with 5V Tolerant
Inputs and Outputs
General Description
The LCX573 is a high-speed octal latch with buffered com-
mon Latch Enable (LE) and buffered common Output
Enable (OE) inputs.
The LCX573 is functionally identical to the LCX373 but has
inputs and outputs on opposite sides.
The LCX573 is designed for low voltage (3.3V or 2.5V)
applications with capability of interfacing to a 5V signal
environment. The LCX573 is fabricated with an advanced
CMOS technology to achieve high speed operation while
maintaining CMOS low power dissipation.
Features
I
5V tolerant inputs and outputs
I
2.3V–3.6V V
CC
specifications provided
I
7.0 ns t
PD
max (V
CC
3.3V), 10
P
A I
CC
max
I
Power down high impedance inputs and outputs
I
Supports live insertion/withdrawal (Note 1)
I
r
24 mA output drive (V
CC
3.0V)
I
Implements patented noise/EMI reduction circuitry
I
Latch-up performance exceeds JEDEC 78 conditions
I
ESD performance:
Human body model
!
2000V
Machine model
!
200V
I
Leadless Pb-Free DQFN package
Note 1:
To ensure the high-impedance state during power up or down, OE
should be tied to V
CC
through a pull-up resistor: the minimum value or the
resistor is determined by the current-sourcing capability of the driver.
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter
“
X
”
to the ordering code.
Pb-Free package per JEDEC J-STD-020B.
Note 2:
DQFN package available in Tape and Reel only.
Note 3:
“
_NL
”
indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.
Order Number
Package
Number
M20B
M20D
MLP020B
Package Description
74LCX573WM
74LCX573SJ
74LCX573BQX
(Preliminary)
(Note 2)
74LCX573MSA
74LCX573MTC
74LCX573MTCX_NL
(Note 3)
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Pb-Free 20-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC
MO-241, 2.5 x 4.5mm
MSA20
MTC20
MTC20
20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Pb-Free 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
相關PDF資料 |
PDF描述 |
|---|---|
| 74LCX574MTC-NL | Low Voltage Octal D-Type Flip-Flop with 5V Tolerant Inputs and Outputs |
| 74LCX574WM-NL | Low Voltage Octal D-Type Flip-Flop with 5V Tolerant Inputs and Outputs |
| 74LCX646MTC | Octal Buffers And Line Drivers With 3-State Outputs 20-SOIC -40 to 85 |
| 74LCX646MSAX | Low Voltage Octal Transceiver/Register with 5V Tolerant Inputs and Outputs |
| 74LCX646 | Octal Buffers And Line Drivers With 3-State Outputs 20-SOIC -40 to 85 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 74LCX573T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit D-Type Latch |
| 74LCX573TTR | 功能描述:閉鎖 Quad "D" Flip-Flop RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74LCX573WM | 功能描述:閉鎖 Octal Latch RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74LCX573WM | 制造商:Fairchild Semiconductor Corporation 功能描述:74LCX CMOS SMD 74LCX573 SOIC20 |
| 74LCX573WM_08 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Low Voltage Octal Latch with 5V Tolerant Inputs and Outputs |
發(fā)布緊急采購，3分鐘左右您將得到回復。