參數(shù)資料
型號： 74LCX573MTCX-NL3
廠商： Fairchild Semiconductor Corporation
英文描述： Low Voltage Octal Latch with 5V Tolerant Inputs and Outputs
中文描述： 低壓八進制鎖存與5V容限輸入和輸出
文件頁數(shù)： 1/14頁
文件大小： 758K
代理商： 74LCX573MTCX-NL3
2006 Fairchild Semiconductor Corporation
74LCX573 Rev. 2.0.0
1
www.fairchildsemi.com
February 2006
7
74LCX573
Low Voltage Octal Latch with 5V Tolerant
Inputs and Outputs
Features
■
5V tolerant inputs and outputs
2.3V–3.6V V
CC
7.0 ns t
PD
max (V
Power down high impedance inputs and outputs
Supports live insertion/withdrawal
±
24mA output drive (V
CC
Implements patented noise/EMI reduction circuitry
Latch-up performance exceeds JEDEC 78 conditions
ESD performance
– Human body model
>
2000V
– Machine model
>
200V
Leadless Pb-Free DQFN package
■
specifications provided
= 3.3V), 10
■
CC
μ
A I
CC
max
■
■
1
■
= 3.0V)
■
■
■
■
General Description
The LCX573 is a high-speed octal latch with buffered
common Latch Enable (LE) and buffered common Out-
put Enable (OE) input.
The LCX573 is functionally identical to the LCX373 but
has inputs and outputs on opposite sides.
The LCX573 is designed for low voltage applications with
capability of interfacing to a 5V signal environment. The
LCX573 is fabricated with an advanced CMOS tech-
nology to achieve high speed operation while maintain-
ing CMOS low power dissipation.
Ordering Information
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Pb-Free package per JEDEC J-STD-020B.
Notes
1.
To ensure the high impedance state during power up or down, OE should be tied to V
value of the resistor is determined by the current-sourcing capability of the driver.
DQFN package available in Tape and Reel only.
“_NL” indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.
CC
through a pull-up resistor: the minimum
2.
3.
Order Number
74LCX573WM
Package
Number
M20B
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300"
Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Pb-Free 20-Terminal Depopulated Quad Very-Thin Flat Pack No Leads
(DQFN), JEDEC MO-241, 2.5 x 4.5mm
20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm
Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153,
4.4mm Wide
Pb-Free 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC
MO-153, 4.4mm Wide
74LCX573SJ
74LCX573BQX
M20D
MLP020B
2
74LCX573MSA
MSA20
74LCX573MTC
MTC20
74LCX573MTCX_NL
3
MTC20
相關(guān)PDF資料
PDF描述
74LCX573WMX Low Voltage Octal Latch with 5V Tolerant Inputs and Outputs
74LCX573 Low Voltage Octal Latch with 5V Tolerant Inputs and Outputs
74LCX573BQX Low Voltage Octal Latch with 5V Tolerant Inputs and Outputs
74LCX573MSA Octal Buffers And Line Drivers With 3-State Outputs 20-TSSOP -40 to 85
74LCX573MTC Octal Buffers And Line Drivers With 3-State Outputs 20-TSSOP -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74LCX573MTR 功能描述:閉鎖 Quad "D" Flip-Flop RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel
74LCX573SJ 功能描述:閉鎖 Octal Latch RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel
74LCX573SJ_08 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Low Voltage Octal Latch with 5V Tolerant Inputs and Outputs
74LCX573SJ_Q 功能描述:閉鎖 Octal Latch RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel
74LCX573SJX 功能描述:閉鎖 Octal Latch RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*