- 您現在的位置：買賣IC網 > PDF目錄375074 > 74LCX112SJX (FAIRCHILD SEMICONDUCTOR CORP) J-K-Type Flip-Flop PDF資料下載
參數資料
| 型號： | 74LCX112SJX |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 通用總線功能 |
| 英文描述： | J-K-Type Flip-Flop |
| 中文描述： | LVC/LCX/Z SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 |
| 封裝： | 5.30 MM, EIAJ TYPE2, SOP-16 |
| 文件頁數： | 1/9頁 |
| 文件大小： | 99K |
| 代理商： | 74LCX112SJX |
2001 Fairchild Semiconductor Corporation
DS012424
www.fairchildsemi.com
June 1998
Revised February 2001
7
74LCX112
Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop
with 5V Tolerant Inputs
General Description
The LCX112 is a dual J-K flip-flop. Each flip-flop has inde-
pendent J, K, PRESET, CLEAR, and CLOCK inputs with Q,
Q outputs. These devices are edge sensitive and change
state on the negative going transition of the clock pulse.
Clear and preset are independent of the clock and accom-
plished by a low logic level on the corresponding input.
LCX devices are designed for low voltage (3.3V or 2.5)
operation with the added capability of interfacing to a 5V
signal environment.
The 74LCX112 is fabricated with advanced CMOS technol-
ogy to achieve high speed operation while maintaining
CMOS low power dissipation.
Features
I
5V tolerant inputs
I
2.3V–3.6V V
CC
specifications provided
I
7.5 ns t
PD
max (V
CC
=
3.3V), 10
μ
A I
CC
max
I
Power down high impedance inputs and outputs
I
±
24 mA output drive (V
CC
=
3.0V)
I
Implements patented noise/EMI reduction circuitry
I
Latch-up performance exceeds 500 mA
I
ESD performance:
Human body model
>
2000V
Machine model
>
2000V
Ordering Code:
Devices also available in Tape and Reel. Specify by appending suffix letter
“
X
”
to the ordering code.
Logic Symbol
IEEE/IEC
Connection Diagram
Pin Descriptions
Order Number
74LCX112M
74LCX112SJ
74LCX112MTC
Package Number
M16A
M16D
MTC16
Package Description
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Pin Names
Description
J
1
, J
2
, K
1
, K
2
CP
1
, CP
2
C
D1
, C
D2
S
D1
, S
D2
Q
1
, Q
2
, Q
1
, Q
2
Data Inputs
Clock Pulse Inputs (Active Falling Edge)
Direct Clear Inputs (Active LOW)
Direct Set Inputs (Active LOW)
Outputs
相關PDF資料 |
PDF描述 |
|---|---|
| 74LCX11BQX | Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs |
| 74LCX11 | Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs |
| 74LCX11M | Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs |
| 74LCX11MTC | Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs |
| 74LCX11SJ | Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 74LCX11BQX | 功能描述:邏輯門 FINISHED GOOD RoHS:否 制造商:Texas Instruments 產品:OR 邏輯系列:LVC 柵極數量:2 線路數量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| 74LCX11BQX_08 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs |
| 74LCX11M | 功能描述:邏輯門 Trp 3-Input AND Gate RoHS:否 制造商:Texas Instruments 產品:OR 邏輯系列:LVC 柵極數量:2 線路數量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| 74LCX11M_08 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs |
| 74LCX11M_Q | 功能描述:邏輯門 Trp 3-Input AND Gate RoHS:否 制造商:Texas Instruments 產品:OR 邏輯系列:LVC 柵極數量:2 線路數量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。