參數(shù)資料
型號(hào): 74HCT03
廠(chǎng)商: NXP Semiconductors N.V.
英文描述: Quad 2-input NAND gate
中文描述: 四2輸入與非門(mén)
文件頁(yè)數(shù): 2/8頁(yè)
文件大?。?/td> 55K
代理商: 74HCT03
December 1990
2
Philips Semiconductors
Product specification
Quad 2-input NAND gate
74HC/HCT03
FEATURES
Level shift capability
Output capability: standard (open drain)
I
CC
category: SSI
GENERAL DESCRIPTION
The 74HC/HCT03 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT03 provide the 2-input NAND function.
The 74HC/HCT03 have open-drain N-transistor outputs,
which are not clamped by a diode connected to V
CC
. In
the OFF-state, i.e. when one input is LOW, the output
may be pulled to any voltage between GND and V
Omax
.
This allows the device to be used as a LOW-to-HIGH or
HIGH-to-LOW level shifter. For digital operation and
OR-tied output applications, these devices must have a
pull-up resistor to establish a logic HIGH level.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
°
C; t
r
= t
f
= 6 ns
Notes
1.
C
PD
is used to determine the dynamic power dissipation (P
D
in
μ
W):
P
D
= C
PD
×
V
CC2
×
f
i
+
(C
L
×
V
CC2
×
f
o
) +
(V
O2
/R
L
)
×
duty factor LOW, where:
f
i
= input frequency in MHz
f
o
= output frequency in MHz
V
O
= output voltage in V
C
L
= output load capacitance in pF
V
CC
= supply voltage in V
R
L
= pull-up resistor in M
(C
L
×
V
CC2
×
f
o
) = sum of outputs
(V
O2
/R
L
) = sum of outputs
For HC the condition is V
I
= GND to V
CC
For HCT the condition is V
I
= GND to V
CC
1.5 V
The given value of C
PD
is obtained with:
C
L
= 0 pF and R
L
=
2.
3.
ORDERING INFORMATION
See
“74HC/HCT/HCU/HCMOS Logic Package Information”
.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
t
PZL
/ t
PLZ
C
I
C
PD
propagation delay
input capacitance
power dissipation capacitance per gate
C
L
= 15 pF; R
L
= 1 k
; V
CC
= 5 V
8
3.5
4.0
10
3.5
4.0
ns
pF
pF
notes 1, 2 and 3
相關(guān)PDF資料
PDF描述
74HC109 Dual JK flip-flop with set and reset; positive-edge trigger
74HCT109 8-Line To 3-Line Priority Encoders 16-SOIC -40 to 85
74HC109PW Dual JK flip-flop with set and reset; positive-edge trigger
74HC112 Dual JK flip-flop with set and reset; negative-edge trigger
74HCT112 8-Line To 3-Line Priority Encoders 16-SO -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74HCT03D 功能描述:邏輯門(mén) QUAD 2-INPUT NAND GATE OC RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線(xiàn)路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
74HCT03D,652 功能描述:邏輯門(mén) QUAD 2-INPUT NAND RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線(xiàn)路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
74HCT03D,653 功能描述:邏輯門(mén) QUAD 2-INPUT NAND GATE OC RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線(xiàn)路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
74HCT03D/AUJ 制造商:NXP Semiconductors 功能描述:74HCT03D/SO14/REEL13//AU - Tape and Reel 制造商:NXP Semiconductors 功能描述:IC GATE NAND QUAD 2INPUT 14SOIC
74HCT03D652 制造商:Rochester Electronics LLC 功能描述: 制造商:NXP 功能描述: 制造商:NXP Semiconductors 功能描述: