參數(shù)資料
型號(hào)： 74HC
廠商： NXP Semiconductors N.V.
英文描述： Plastic connectors for AC adapter, Small and high power supply; HRS No: 113-5151-8 01; Connector Type: Wire; Contact Gender: Female; Applicable Cable: Conductor AWG#18 to #22; Termination Style: Crimping; Current Rating(Amps)(Max.): 5; Contact Mating Area Plating: Palladium; Operating Temperature Range (degrees C): -25 to 85; General Description: Crimping type female contact; Strip contact
中文描述： HCMOS家庭特征
文件頁(yè)數(shù)： 18/19頁(yè)
文件大?。?/td> 87K
代理商： 74HC
March 1988
18
Philips Semiconductors
HCMOS family characteristics
FAMILY SPECIFICATIONS
AC switching parameters
f
i
Input frequency; for combinatorial logic devices
the maximum number of inputs and outputs
switching in accordance with the device
function table. For sequential logic devices the
clock frequency using alternate HIGH and LOW
for data input or using the toggle mode,
whichever is applicable.
Output frequency; each output.
Maximum clock frequency; clock input
waveforms should have a 50% duty factor and
be such as to cause the outputs to be switching
from 10%V
CC
to 90%V
CC
in accordance with
the device function table.
Hold time; the interval immediately following the
active transition of the timing pulse (usually the
clock pulse) or following the transition of the
control input to its latching level, during which
interval the data to be recognized must be
maintained at the input to ensure their
continued recognition. A negative hold time
indicates that the correct logic level may be
released prior to the timing pulse and still be
recognized.
Clock input rise and fall times; 10% and 90%
values.
Propagation delay; the time between the
specified reference points, normally the 50%
points for 74HC and 74HCU devices on the
input and output waveforms and the 1.3 V
points for the 74HCT devices, with the output
changing from the defined HIGH level to the
defined LOW level.
Propagation delay; the time between the
specified reference points, normally the 50%
points for 74HC and 74HCU devices on the
input and output waveforms and the 1.3 V point
for the 74HCT devices, with the output
changing from the defined LOW level to the
defined HIGH level.
3-state output disable time; the time between
the specified reference points, normally the
50% points for the 74HC and 74HCU devices
and the 1.3 V points for the 74HCT devices on
the output enable input voltage waveform and a
point representing 10% of the output swing on
the output voltage waveform of a 3-state
device, with the output changing from
a HIGH level (V
OH
) to a high impedance
OFF-state (Z).
f
o
f
max
t
h
t
r
,
t
f
t
PHL
t
PLH
t
PHZ
t
PLZ
3-state output disable time; the time between
the specified reference points, normally the
50% points for the 74HC devices and the 1.3 V
points for the 74HCT devices on the output
enable input voltage waveform and a point
representing 10% of the output swing on the
output voltage waveform of a 3-state
device, with the output changing from a LOW
level (V
OL
) to a high impedance OFF-state (Z).
3-state output enable time; the time between
the specified reference points, normally the
50% points for the 74HC devices and 1.3 V
points for the 74HCT devices on the output
enable input voltage waveform and the 50%
point on the output voltage waveform of a
3-state device, with the output changing from a
high impedance OFF-state (Z) to a HIGH level
(V
OH
).
3-state output enable time; the time between
the specified reference points, normally the
50% points for the 74HC devices and the 1.3 V
points for the 74HCT devices on the output
enable input voltage waveform and the 50%
point on the output voltage waveform of a
3-state device, with the output changing from a
high impedance OFF-state (Z) to a LOW level
(V
OL
).
Removal time; the time between the end of an
overriding asynchronous input, typically a clear
or reset input, and the earliest permissible
beginning of a synchronous control input,
typically a clock input, normally measured at
the 50% points for 74HC devices and the 1.3 V
points for the 74HCT devices on both input
voltage waveforms.
Set-up time; the interval immediately preceding
the active transition of the timing pulse (usually
the clock pulse) or preceding the transition of
the control input to its latching level, during
which interval the data to be recognized must
be maintained at the input to ensure their
recognition. A negative set-up time indicates
that the correct logic level may be initiated
sometime after the active transition of the
timing pulse and still be recognized.
t
PZH
t
PZL
t
rem
t
su
相關(guān)PDF資料
PDF描述
74HL33651DB Single 8-Bit Inverting Bus Transceiver
74HL33651PW Single 8-Bit Inverting Bus Transceiver
74HL33652D Single 8-bit Bus Transceiver
74HL33652PW Single 8-bit Bus Transceiver
74HL33952PW Single 8-bit Bus Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74HC 32N 制造商: 功能描述: 制造商:undefined 功能描述:
74HC/HCT21 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 4-input AND gate
74HC/HCT377 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Octal D-type flip-flop with data enable; positive-edge trigger
74HC/HCT4538 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual retriggerable precision monostable multivibrator
74HC/HCT541 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Octal buffer/line driver; 3-state
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*