- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360463 > 74HC7030 (NXP Semiconductors N.V.) 9-bit x 64-word FIFO register; 3-state PDF資料下載
參數(shù)資料
| 型號： | 74HC7030 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 9-bit x 64-word FIFO register; 3-state |
| 中文描述： | 9位x 64字FIFO寄存器，三態(tài) |
| 文件頁數(shù)： | 12/22頁 |
| 文件大小： | 172K |
| 代理商： | 74HC7030 |
December 1990
12
Philips Semiconductors
Product specification
9-bit x 64-word FIFO register; 3-state
74HC/HCT7030
AC WAVEFORMS
Shifting in sequence FIFO empty to FIFO full
Fig.6
Waveforms showing the SI input to DIR output propagation
delay. The SI pulse width and SI maximum pulse frequency.
(1) HC : V
M
= 50%; V
I
= GND to V
.
HCT: V
M
= 1.3 V; V
I
= GND to 3 V.
Notes to
Fig.6
1.
DIR initially HIGH; FIFO is
prepared for valid data.
SI set HIGH; data loaded into
input stage.
DIR drops LOW, input stage
“busy”.
SI set LOW; data from first
location “ripple through”.
DIR goes HIGH, status flag
indicates FIFO prepared for
additional data.
Repeat process to load 2nd word
through to 64th word into FIFO.
DIR remains LOW; with attempt
to shift into full FIFO, no data
transfer occurs.
2.
3.
4.
5.
6.
7.
With FIFO full; SI held HIGH in anticipation of empty location
Fig.7
Waveforms showing bubble-up delay, SO input to DIR output
and DIR output pulse width.
(1) HC : V
M
= 50%; V
I
= GND to V
.
HCT: V
M
= 1.3 V; V
I
= GND to 3 V.
Notes to
Fig.7
1.
FIFO is initially full, shift-in is held
HIGH.
SO pulse; data in the output
stage is unloaded, “bubble-up
process of empty locations
begins”.
DIR HIGH; when empty location
reached input stage, flag
indicates FIFO is prepared for
data input.
DIR returns to LOW; FIFO is full
again.
SI brought LOW; necessary to
complete shift-in process, DIR
remains LOW, because FIFO is
full.
2.
3.
4.
5.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74HCT7030 | 9-bit x 64-word FIFO register;3-state(64字 x9-位 先進先出寄存器；（三態(tài)）) |
| 74HC7046A | Phase-locked-loop with lock detector |
| 74HCT7046A | Phase-locked-loop with lock detector(帶鎖檢測的鎖相環(huán)) |
| 74HC7080 | 16-bit even/odd parity generator/checker |
| 74HCT7080 | Dual 4-Input Positive-NAND Gates 14-PDIP -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74HC7030D | 功能描述:寄存器 64 WORD X 9-BIT FIFO RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| 74HC7030D,652 | 功能描述:寄存器 64 WORD X 9-BIT FIFO RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| 74HC7030D,653 | 功能描述:寄存器 64 WORD X 9-BIT FIFO RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| 74HC7030D-T | 功能描述:寄存器 64 WORD X 9-BIT FIFO RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| 74HC7030N | 功能描述:寄存器 64 WORD X 9-BIT FIFO RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。