- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360471 > 74HC40102 (NXP Semiconductors N.V.) 8-bit synchronous BCD down counter PDF資料下載
參數(shù)資料
| 型號： | 74HC40102 |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 通用總線功能 |
| 英文描述： | 8-bit synchronous BCD down counter |
| 中文描述： | 8位同步BCD碼遞減計數(shù)器 |
| 文件頁數(shù)： | 2/11頁 |
| 文件大?。?/td> | 85K |
| 代理商： | 74HC40102 |
December 1990
2
Philips Semiconductors
Product specification
8-bit synchronous BCD down counter
74HC/HCT40102
FEATURES
Cascadable
Synchronous or asynchronous preset
Output capability: standard
I
CC
category: MSI
GENERAL DESCRIPTION
The 74HC/HCT40102 are high-speed Si-gate CMOS
devices and are pin compatible with the “40102” of the
“4000B” series. They are specified in compliance with
JEDEC standard no. 7A.
The 74HC/HCT40102 consist each of an 8-bit
synchronous down counter with a single output which is
active when the internal count is zero. The “40102” is
configured as two cascaded 4-bit BCD counters and has
control inputs for enabling or disabling the clock (CP), for
clearing the counter to its maximum count, and for
presetting the counter either synchronously or
asynchronously. All control inputs and the terminal count
output (TC) are active-LOW logic.
In normal operation, the counter is decremented by one
count on each positive-going transition of the clock (CP).
Counting is inhibited when the terminal enable input (TE)
is HIGH. The terminal count output (TC) goes LOW when
the count reaches zero ifTE is LOW, and remains LOW for
one full clock period.
When the synchronous preset enable input (PE) is LOW,
data at the jam input (P
0
to P
7
) is clocked into the counter
on the next positive-going clock transition regardless of the
state of TE. When the asynchronous preset enable input
(PL) is LOW, data at the jam input (P
0
to P
7
) is
asynchronously forced into the counter regardless of the
state of PE, TE, or CP. The jam inputs (P
0
to P
7
) represent
two 4-bit BCD words.
When the master reset input (MR) is LOW, the counter is
asynchronously cleared to its maximum count (decimal
99) regardless of the state of any other input. The
precedence relationship between control inputs is
indicated in the function table.
If all control inputs except TE are HIGH at the time of zero
count, the counters will jump to the maximum count, giving
a counting sequence of 100 clock pulses long.
The “40102” may be cascaded using the TE input and the
TC output, in either a synchronous or ripple mode.
APPLICATIONS
Divide-by-n counters
Programmable timers
Interrupt timers
Cycle/program counters
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
°
C; t
r
= t
f
= 6 ns
Notes
1.
C
PD
is used to determine the dynamic power dissipation (P
D
in
μ
W):
P
D
= C
PD
×
V
CC2
×
f
i
+ ∑
(C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz
f
o
= output frequency in MHz
∑
(C
L
×
V
CC2
×
f
o
) = sum of outputs
C
L
= output load capacitance in pF
V
CC
= supply voltage in V
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
t
PHL
/ t
PLH
f
max
C
I
C
PD
propagation delay CP to TC
maximum clock frequency
input capacitance
power dissipation capacitance per package
C
L
= 15 pF; V
CC
= 5 V
30
30
3.5
20
31
30
3.5
25
ns
MHz
pF
pF
notes 1 and 2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74HCT4040 | 12-stage binary ripple counter(12級二進制紋波計數(shù)器) |
| 74HCT4046A | Phase-locked-loop with VCO(帶VCO（電壓控制振蕩器）的鎖相環(huán)) |
| 74HC4046 | Phase-locked-loop with VCO |
| 74HC4046A | Phase-locked-loop with VCO |
| 74HC4046 | Phase-Locked Loop |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74HC40103D | 功能描述:計數(shù)器 IC 8-BIT SYNC BIN DOWN COUNTER RoHS:否 制造商:NXP Semiconductors 計數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計數(shù)法: 計數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| 74HC40103D,652 | 功能描述:計數(shù)器 IC 8-BIT SYNC BIN DOWN RoHS:否 制造商:NXP Semiconductors 計數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計數(shù)法: 計數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| 74HC40103D,653 | 功能描述:計數(shù)器 IC 8-BIT SYNC BINARY DOWN COUNTER RoHS:否 制造商:NXP Semiconductors 計數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計數(shù)法: 計數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| 74HC40103D652 | 制造商:NXP Semiconductors 功能描述:IC 8BIT SYNC BINARY DOWN COUNTER SOIC- |
| 74HC40103DB | 功能描述:計數(shù)器 IC 8-BIT SYNC BINARY DOWN COUNTER RoHS:否 制造商:NXP Semiconductors 計數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計數(shù)法: 計數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。