- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄360460 > 74HC373 (NXP Semiconductors N.V.) Octal D-type transparent latch; 3-state PDF資料下載
參數(shù)資料
| 型號(hào)： | 74HC373 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Octal D-type transparent latch; 3-state |
| 中文描述： | 八路D型透明鎖存器，三態(tài) |
| 文件頁(yè)數(shù)： | 2/8頁(yè) |
| 文件大?。?/td> | 56K |
| 代理商： | 74HC373 |
September 1993
2
Philips Semiconductors
Product specification
Octal D-type transparent latch; 3-state
74HC/HCT373
FEATURES
3-state non-inverting outputs for bus oriented
applications
Common 3-state output enable input
Functionally identical to the “563”, “573” and “533”
Output capability: bus driver
I
CC
category: MSI
GENERAL DESCRIPTION
The 74HC/HCT373 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT373 are octal D-type transparent latches
featuring separate D-type inputs for each latch and 3-state
outputs for bus oriented applications. A latch enable (LE)
input and an output enable (OE) input are common to all
latches.
The “373” consists of eight D-type transparent latches with
3-state true outputs. When LE is HIGH, data at the D
n
inputs enters the latches. In this condition the latches are
transparent, i.e. a latch output will change state each time
its corresponding D-input changes.
When LE is LOW the latches store the information that was
present at the D-inputs a set-up time preceding the
HIGH-to-LOW transition of LE. When OE is LOW, the
contents of the 8 latches are available at the outputs.
When OE is HIGH, the outputs go to the high impedance
OFF-state. Operation of the OE input does not affect the
state of the latches.
The “373” is functionally identical to the “533”, “563” and
“573”, but the “563” and “533” have inverted outputs and
the “563” and “573” have a different pin arrangement.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
°
C; t
r
= t
f
= 6 ns
Notes
1.
C
PD
is used to determine the dynamic power dissipation (P
D
in
μ
W):
P
D
= C
PD
×
V
CC2
×
f
i
+ ∑
(C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz
f
o
= output frequency in MHz
∑
(C
L
×
V
CC2
×
f
o
) = sum of outputs
C
L
= output load capacitance in pF
V
CC
= supply voltage in V
For HC the condition is V
I
= GND to V
CC
. For HCT the condition is V
I
= GND to V
CC
1.5 V
2.
ORDERING INFORMATION
See
“74HC/HCT/HCU/HCMOS Logic Package Information”
.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
t
PHL
/ t
PLH
propagation delay
D
n
to Q
n
LE to Q
n
input capacitance
power dissipation capacitance per latch
C
L
= 15 pF; V
CC
= 5 V
12
15
3.5
45
14
13
3.5
41
ns
ns
pF
pF
C
I
C
PD
notes 1 and 2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74HCT373 | Octal D-type transparent latch;3-state(八 D透明鎖存器；三態(tài)；) |
| 74HC4017 | Johnson decade counter with 10 decoded outputs |
| 74HCT4017 | Johnson decade counter with 10 decoded outputs(帶10解碼輸出的十進(jìn)制約翰遜計(jì)數(shù)器) |
| 74HC4020 | 14-stage binary ripple counter |
| 74HCT4020 | 14-stage binary ripple counter(14級(jí)二進(jìn)制紋波計(jì)數(shù)器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74HC37373D | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 74HC373A | 制造商:ON Semiconductor 功能描述: |
| 74HC373ADW | 制造商:MOTOROLA 功能描述:_ |
| 74HC373BQ | 制造商:NXP Semiconductors 功能描述:Bulk 制造商:NXP Semiconductors 功能描述:IC OCT D TYPE LATCH 3-ST DH 制造商:NXP Semiconductors 功能描述:Latch Transparent 3-ST 8-CH D-Type 20-Pin DHVQFN EP T/R |
| 74HC373BQ,115 | 功能描述:閉鎖 OCTAL 3-STATE LATCH RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類(lèi)型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。