- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360456 > 74HC109 (NXP Semiconductors N.V.) Dual JK flip-flop with set and reset; positive-edge trigger PDF資料下載
參數(shù)資料
| 型號(hào)： | 74HC109 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Dual JK flip-flop with set and reset; positive-edge trigger |
| 中文描述： | 雙JK觸發(fā)器設(shè)置和復(fù)位觸發(fā)器，積極邊緣觸發(fā) |
| 文件頁(yè)數(shù)： | 2/9頁(yè) |
| 文件大?。?/td> | 65K |
| 代理商： | 74HC109 |
1997 Nov 25
2
Philips Semiconductors
Product specification
Dual JK flip-flop with set and reset;
positive-edge trigger
74HC/HCT109
FEATURES
J, K inputs for easy D-type flip-flop
Toggle flip-flop or “do nothing” mode
Output capability: standard
I
CC
category: flip-flops
GENERAL DESCRIPTION
The 74HC/HCT109 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT109 are dual positive-edge triggered, JK
flip-flops with individual J, K inputs, clock (CP) inputs, set
(S
D
) and reset (R
D
) inputs; also complementary Q and Q
outputs.
The set and reset are asynchronous active LOW inputs
and operate independently of the clock input.
The J and K inputs control the state changes of the
flip-flops as described in the mode select function table.
The J and K inputs must be stable one set-up time prior to
the LOW-to-HIGH clock transition for predictable
operation.
The JK design allows operation as a D-type flip-flop by
tying the J and K inputs together.
Schmitt-trigger action in the clock input makes the circuit
highly tolerant to slower clock rise and fall times.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
°
C; t
r
= t
f
= 6 ns
Notes
1.
C
PD
is used to determine the dynamic power dissipation (P
D
in
μ
W):
P
D
= C
PD
×
V
CC2
×
f
i
+ ∑
(C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz
f
o
= output frequency in MHz
∑
(C
L
×
V
CC2
×
f
o
) = sum of outputs
C
L
= output load capacitance in pF
V
CC
= supply voltage in V
For HC the condition is V
I
= GND to V
CC
For HCT the condition is V
I
= GND to V
CC
1.5 V.
2.
ORDERING INFORMATION
See
“74HC/HCT/HCU/HCMOS Logic Package Information”
.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
t
PHL
/ t
PLH
propagation delay
nCP to nQ, nQ
nS
D
to nQ, nQ
nR
D
to nQ, nQ
maximum clock frequency
input capacitance
power dissipation
capacitance per flip-flop
C
L
= 15 pF;
V
CC
= 5 V
15
12
12
75
3.5
20
17
14
15
61
3.5
22
ns
ns
ns
MHz
pF
pF
f
max
C
I
C
PD
notes 1 and 2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74HCT109 | 8-Line To 3-Line Priority Encoders 16-SOIC -40 to 85 |
| 74HC109PW | Dual JK flip-flop with set and reset; positive-edge trigger |
| 74HC112 | Dual JK flip-flop with set and reset; negative-edge trigger |
| 74HCT112 | 8-Line To 3-Line Priority Encoders 16-SO -40 to 85 |
| 74HC11 | Triple 3-input AND gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74HC109D | 制造商:NXP Semiconductors 功能描述:DUAL J-K F/F W/POS-EDGE TRIG 制造商:NXP Semiconductors 功能描述:HC JK# -Type 制造商:NXP Semiconductors 功能描述:Dual J-K flip-flop,74HC109D SOIC16 2-6V 制造商:NXP Semiconductors 功能描述:Flip Flop JK# -Type Pos-Edge 2-Element 16-Pin SO Bulk |
| 74HC109D,652 | 功能描述:觸發(fā)器 DUAL J-K W/NEG-EDGE TRIG RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| 74HC109D,653 | 功能描述:觸發(fā)器 DUAL J-K W/POS-EDGE TRIG RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| 74HC109D/AUJ | 制造商:NXP Semiconductors 功能描述:- Tape and Reel |
| 74HC109DB | 功能描述:觸發(fā)器 DUAL J-K W/NEG-EDGE TRIG RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。