- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360456 > 74GTL1655TTR BUS TRANSCEIVER|DUAL|8-BIT|BICMOS|TSSOP|64PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | 74GTL1655TTR |
| 元件分類： | 通用總線功能 |
| 英文描述： | BUS TRANSCEIVER|DUAL|8-BIT|BICMOS|TSSOP|64PIN|PLASTIC |
| 中文描述： | 總線收發(fā)器|雙| 8位| BICMOS工藝| TSSOP封裝| 64管腳|塑料 |
| 文件頁數(shù)： | 2/14頁 |
| 文件大?。?/td> | 110K |
| 代理商： | 74GTL1655TTR |
74GTL1655
2/14
latch-enable (LEAB and LEBA), and clock (CLK)
inputs. For A-to-B data flow, the devices operate
in the transparent mode when LEAB is high. When
LEAB is low, the A data is latched if CLK is held at
a high or lowlogic level. If LEAB is low, the A data
is stored in the latch/flip-flop on the low-to-high
transition of CLK. When OEAB is low, the outputs
are active. When OEAB is high, the outputs are in
the high-impedance state. Data flow for B to A is
similar to that of A to B, but uses OEBA, LEBA,
and CLK. The output enable (OE) is used to
disable both ports simultaneously.
Active bus-hold circuitry is provided on the A port
to hold unused or floating data inputs at a valid
logic level. When V
CC
is between 0 and 1.5 V, the
device is in the high-impedance state during
power up or power down. However, to ensure the
high-impedance state above 1.5V , OE should be
tied to V
CC
through a pullup resistor; the minimum
value of the resistor is determined by the
current-sinking capability of the driver.
All input and output are equipped with protection
circuits against static discharge, giving them 2KV
ESD immunity and transient excess voltage.
INPUT AND OUTPUT EQUIVALENT CIRCUIT
PIN DESCRIPTION
PIN N
°
1, 2
SYMBOL
NAME AND FUNCTION
1OEAB, 1OEBA
1A1 to 1A8
2A1 to 2A8
2OEAB, 2OEBA
OE
2LEBA, 2LEAB
BIAS V
CC
2B8 to 2B1
V
REF
2A1 to 2A8
V
ERC
1LEBA, 1LEAB
CLK
GND
Output Enable Input
Data Inputs/Outputs LVTTL
Data Inputs/Outputs LVTTL
Output Enable Input
Output Enable Input
Latch Enable
Pre-Charge Supply Voltage
Data Inputs/Outputs GTL/GTL+
GTL Voltage Reference Input
Data Inputs/Outputs GTL/GTL+
Edge Rate Control
Latch Enable
Clock Input (LOW to HIGH edge triggered)
Ground (0V)
4, 6, 7, 9, 11, 13, 14, 16
17, 19, 20, 22, 23, 25, 27, 29
31, 32
33
34, 35
36
37, 38, 40, 42, 43, 45, 46, 48
41
49, 51, 52, 54, 55, 56, 58, 59
61
62, 63
64
5, 8, 10, 12, 18, 21, 24, 26, 30,
39, 44, 47, 53, 57, 60
3, 15, 28, 50
V
CC
Positive Supply Voltage
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74H40DC | Dual 4-input NAND Gate |
| 74H40PC | Dual 4-input NAND Gate |
| 74H51PC | Dual 2/2-input AND-NOR Gate |
| 74H52PC | AND-OR Gate |
| 74H53DC | 2/2/2/3-input AND-NOR Gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74GTL16612DGGRE4 | 功能描述:轉(zhuǎn)換 - 電壓電平 18B LVTTL-GTL/GTL Univ Bus Trans RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8 |
| 74GTL16612DGGRG4 | 功能描述:轉(zhuǎn)換 - 電壓電平 18B LVTTL-to-GTL/GTL Univ Bus Xceivers RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8 |
| 74GTL16616DGGRE4 | 功能描述:轉(zhuǎn)換 - 電壓電平 17B LVTTL-GTL/GTL Univ Bus Trans RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8 |
| 74GTL16616DGGRG4 | 功能描述:轉(zhuǎn)換 - 電壓電平 17B LVTTL-To-GTL/GTL Univ Bus Xceivers RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8 |
| 74GTL16622ADGGRE4 | 功能描述:轉(zhuǎn)換 - 電壓電平 18-Bit LVTTL To GTL/GTL+ Bus Trncvr RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。