- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360445 > 74F842 (NXP Semiconductors N.V.) Bus interface latches PDF資料下載
參數(shù)資料
| 型號(hào)： | 74F842 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Bus interface latches |
| 中文描述： | 總線接口龍頭 |
| 文件頁(yè)數(shù)： | 2/18頁(yè) |
| 文件大?。?/td> | 206K |
| 代理商： | 74F842 |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
Philips Semiconductors
Product specification
74F841/74F842/74F843/
74F845/74F846
Bus interface latches
74F841/74F842 10-bit bus interface latches, non-inverting/inverting (3-State)
74F843 9-bit bus interface latch, non-inverting (3-State)
74F845/74F846 8-bit bus interface latches, non-inverting/inverting (3-State)
2
1999 Jun 23
853–1208 21851
FEATURES
High speed parallel latches
Extra data width for wide address/data paths or buses carrying
parity
High impedance NPN base input structure minimizes bus loading
IIL is 20
μ
A vs 1000A for AM29841 series
Buffered control inputs to reduce AC effects
Ideal where high speed, light loading, or increased fan-in are
required as with MOS microprocessors
Positive and negative over-shoots are clamped to ground
3-State outputs glitch free during power-up and power-down
48mA sink current
Slim dual in-line 300 mil package
Broadside pinout
Pin-for-pin and function compatible with AMD AM29841-846
series
TYPE
TYPICAL
PROPAGATION
DELAY
TYPICAL
SUPPLY CURRENT
(TOTAL)
74F841, 74F842
5.5ns
60mA
74F843, 74F845
5.5ns
75mA
74F846
6.2ns
60mA
DESCRIPTION
The 74F841–74F846 bus interface latch series are designed to
provide extra data width for wider address/data paths of buses
carrying parity.
The 74F841–74F846 series are funcitonally an pin compatible to the
AMD AM29841–AM29846 series.
The 74F841 consists of ten D-type latches with 3-State outputs. The
flip-flops appear transparent to the data when Latch Enable (LE) is
High. This allows asynchronous operation, as the output transition
follows the data in transition. On the LE High-to-Low transition, the
data that meets the setup and hold time is latched.
Data appears on the bus when the Output Enable (OE) is Low.
When OE is High the output is in the High-impedance state.
The 74F842 is the inverted output version of the 74F841.
The 74F843 consists of nine D-type latches with 3-State outputs. In
addition to the LE and OE pins, the 74F843 has a Master Reset
(MR) pin and Preset (PRE) pin. These pins are ideal for parity bus
interfacing in high performance systems. When MR is Low, the
outputs are Low if OE is Low. When MR is High, data can be
entered into the latch. When PRE is Low, the outputs are High, if OE
is Low, PRE overrides MR.
The 74F845 consists of eight D-type latches with 3-State outputs. In
addition to the LE, OE, MR and PRE pins, the 74F845 has two
addtitional OE pins making a total of three Output Enables (OE0,
OE1, OE2) pins.
The multiple Ouptut Enables (OE0, OE1, OE2) allow multi-user
control of the interface, e.g., CS, DMA, and RD/WR.
The 74F846 is the inverted output version of the 74F845.
ORDERING INFORMATION
PACKAGES
COMMERCIAL RANGE
V
CC
= 5V
±
10%; T
amb
= 0
°
C to +70
°
C
PACKAGE DRAWING
NUMBER
24-pin plastic Slim DIP (300 mil)
N74F841N, N74F842N, N74F843N, N74F845N, N74F846N
SOT222-1
24-pin plastic SOL
N74F841D, N74F842D, N74F843D, N74F845D, N74F846D
SOT137-1
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS
DESCRIPTION
74F(U.L.)
HIGH/LOW
LOAD VALUE
HIGH/LOW
Dn
Data inputs
1.0/0.033
20
μ
A/20
μ
A
LE
Latch Enable input
1.0/0.033
20
μ
A/20
μ
A
OE, OEn
Output Enable input (active Low)
1.0/0.033
20
μ
A/20
μ
A
MR
Master Reset input (active Low)
1.0/0.033
20
μ
A/20
μ
A
PRE
Preset input (active Low)
1.0/0.033
20
μ
A/20
μ
A
Qn
Data outputs
1200/80
24mA/48mA
Qn
Data outputs
1200/80
24mA/48mA
NOTE:
One (1.0) FAST Unit Load is defined as: 20
μ
A in the High state and 0.6mA in the Low state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74F843 | Bus interface latches |
| 74F845 | 8-bit bus interface latches, non-inverting (3-State)(8位總線接口鎖存器，同相（三態(tài)）) |
| 74F846 | 8-bit bus interface latches, inverting (3-State)(8位總線接口鎖存器，反相（三態(tài)）) |
| 74F843SPC | 9-Bit Transparent Latch |
| 74F841 | 10-Bit Transparent Latch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74F843 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Bus interface latches |
| 74F843D | 制造商:NXP Semiconductors 功能描述: |
| 74F843SC | 功能描述:閉鎖 9-Bit Trans Latch RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74F843SCX | 功能描述:閉鎖 9-Bit Trans Latch RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74F843SDC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:9-Bit D-Type Latch |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。