- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360442 > 74F647 (NXP Semiconductors N.V.) Octal transceiver/register, non-inverting open-collector PDF資料下載
參數(shù)資料
| 型號： | 74F647 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Octal transceiver/register, non-inverting open-collector |
| 中文描述： | 八路收發(fā)器/寄存器，非反相開路集電極 |
| 文件頁數(shù)： | 4/12頁 |
| 文件大小： | 115K |
| 代理商： | 74F647 |
Philips Semiconductors
Product specification
74F647/74F649
Octal transceivers/registers (open-collector)
1992 Feb 28
4
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS
DESCRIPTION
74F(U.L.)
HIGH/LOW
LOAD VALUE
HIGH/LOW
A0 - A7
A inputs
1.0/0.033
20
μ
A/20
μ
A
20
μ
A/20
μ
A
20
μ
A/20
μ
A
20
μ
A/20
μ
A
20
μ
A/20
μ
A
20
μ
A/20
μ
A
20
μ
A/20
μ
A
20
μ
A/20
μ
A
B0 - B7
B inputs
1.0/0.033
CPAB
A-to-B clock input
1.0/0.033
CPBA
B-to-A clock input
1.0/0.033
SAB
A-to-B select input
1.0/0.033
SBA
B-to-A select input
1.0/0.033
DIR
Data flow Directional control enable input
1.0/0.066
OE
Output Enable input
1.0/0.066
A0 - A7
A outputs
OC/106.7
OC/64mA
B0 - B7
NOTE:
B outputs
OC/106.7
OC/64mA
One (1.0) FAST Unit Load is defined as: 20
μ
A in the High state and 0.6mA in the Low state. OC = Open Collector
FUNCTION TABLE
INPUTS
CPAB
DATA I/O
OPERATING MODE
O
E
DIR
CPBA
SAB
SBA
A0-A7
B0-B7
X
X
↑
X
X
X
Input
Unspecified*
Store A, B unspecified*
Store A, B unspecified*
X
X
X
↑
↑
X
X
Unspecified*
Input
Store B, A unspecified*
Store B, A unspecified*
H
H
X
X
↑
H or L
H or L
X
X
X
X
Input
Input
Store A and B data
Isolation, hold storage
Store A and B data
Isolation, hold storage
L
L
L
L
X
X
X
H or L
X
X
L
H
Output
Input
Real time B data to A bus
Stored B data to A bus
Real time B data to A bus
Stored B data to A bus
L
L
H
H
H or L
X
X
X
L
H
X
X
Input
Output
Real time A data to B bus
Stored A data to B bus
Real time A data to B bus
Stored A data to B bus
H =
L
X =
↑
=
*
High voltage level
Low voltage level
Don’t care
Low-to-High clock transition
The data output function may be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always
enabled, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock.
=
=
LOGIC DIAGRAM – 74F647
C1
1 of 8 Channels
1D
C1
1D
21
3
23
22
1
2
OE
DIR
CPBA
SBA
CPAB
SAB
To 7 other channels
A0
B0
4
20
SF01202
LOGIC DIAGRAM – 74F649
C1
1 of 8 Channels
1D
C1
1D
21
3
23
22
1
2
OE
DIR
CPBA
SBA
CPAB
SAB
To 7 other channels
A0
B0
4
20
SF01203
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74F64 | 4-2-3-2-input AND-OR-invert gate |
| 74F646MSAX | Single 8-bit Bus Transceiver |
| 74F646SCX | Single 8-bit Bus Transceiver |
| 74F648SCX | Single 8-Bit Inverting Bus Transceiver |
| 74F64SCX | 2/2/3/4-input AND-NOR Gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74F648 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Octal Transceiver/Register with TRI-STATE Outputs |
| 74F648 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| 74F648A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Octal transceiver/register, non-inverting 3-State |
| 74F648FCQB | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Octal Transceiver/Register with TRI-STATE Outputs |
| 74F648FCX | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Octal Transceiver/Register with TRI-STATE Outputs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。