- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360433 > 74F323 (NXP Semiconductors N.V.) 8-bit universal shift/storage register with synchronous reset and common I/O pins 3-State PDF資料下載
參數(shù)資料
| 型號： | 74F323 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 8-bit universal shift/storage register with synchronous reset and common I/O pins 3-State |
| 中文描述： | 8位通用移位/存儲同步復(fù)位和共同登記I / O引腳三態(tài) |
| 文件頁數(shù)： | 1/7頁 |
| 文件大?。?/td> | 73K |
| 代理商： | 74F323 |
Philips Semiconductors
Product specification
74F323
8-bit universal shift/storage register with synchronous
reset and common I/O pins (3-State)
1
1990 Mar 01
853-0367 98987
FEATURES
Common parallel I/O for reduced pin count
Additional serial inputs and outputs for expansion
Four operating modes: Shift left, shift right, load, and store
3-State outputs for bus-oriented applications
DESCRIPTION
The 74F323 is an 8-bit universal shift/storage register with 3-State
outputs. Its function is similar to the 74F299 with the exception of
synchronous Reset. Parallel load inputs and flip-flop outputs are
multiplexed to minimize pin counts. Separate serial inputs and
outputs are provided for flip-flops Q0 and Q7 to allow easy serial
cascading. Four modes of operation are possible: Hold (store), shift
left, shift right, and parallel load.
The 74F323 contains eight edge-triggered D-type flip-flops and the
interstage logic necessary to perform synchronous reset, shift left,
shift right, parallel load, and hold operations. The type of operation is
determined by S0 and S1, as shown in the Function Table. All
flip-flop outputs are brought out through 3-State buffers to separate
I/O pins that also serve as data inputs in the parallel load mode.
Q0 and Q7 are also brought out on other pins for expansion in serial
shifting of longer words.
A Low signal on SR overrides the Select and inputs and allows the
flip-flops to be reset by the next rising edge of clock. All other state
changes are initiated by the rising edge of the clock. Inputs can
change when the clock is in either state provided only that the
recommended setup and hold times, relative to the rising edge of
clock are observed.
A High signal on either OE0 or OE1 disables the 3-State buffers and
puts the I/O pins in the high impedance state. In this condition the
shift, hold, load and reset operations can still occur. The 3-State
buffers are also disabled by High signals on both S0 and S1 in
preparation for a parallel load operation.
PIN CONFIGURATION
20
19
18
17
16
15
14
13
12
10
11
9
8
7
6
5
4
3
2
1
V
CC
S1
DS7
Q7
I/O7
I/O5
I/O3
I/O1
DS0
S0
I/O6
I/O4
I/O2
I/O0
Q0
OE0
OE1
SR
GND
CP
SF00888
TYPE
TYPICAL f
MAX
TYPICAL
SUPPLY CURRENT
(TOTAL)
74F323
115MHz
55mA
ORDERING INFORMATION
DESCRIPTION
ORDER CODE
COMMERCIAL RANGE
V
CC
= 5V
±
10%, T
amb
= 0
°
C to +70
°
C
N74F323N
20-pin plastic DIP
20-pin plastic SOL
N74F323D
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS
DESCRIPTION
74F(U.L.)
HIGH/LOW
LOAD VALUE
HIGH/LOW
DS0
Serial data input for right shift
1.0/1.0
20
μ
A/0.6mA
20
μ
A/0.6mA
20
μ
A/1.2mA
20
μ
A/0.6mA
20
μ
A/0.6mA
20
μ
A/0.6mA
20
μ
A/20mA
70
μ
A/0.6mA
DS7
Serial data input for left shift
1.0/1.0
S0, S1
Mode select inputs
1.0/2.0
CP
Clock pulse input (Active rising edge)
1.0/1.0
SR
Synchronous Reset input (Active Low)
1.0/1.0
OE0, OE1
Output Enable input (Active Low)
1.0/1.0
Q0, Q7
Serial outputs
50/33
I/On
Multiplexed parallel data inputs or
3.5/1.0
3-State parallel outputs
150/40
3.0mA/24mA
NOTE:
One (1.0) FAST Unit Load (U.L.) is defined as: 20
μ
A in the High State and 0.6mA in the Low state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74F323 | Octal Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins |
| 74F323SC | Octal Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins |
| 74F323PC | Octal Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins |
| 74F32DC | Quad 2-input OR Gate |
| 54F32LMQB | Quad 2-input OR Gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74F323 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| 74F323PC | 功能描述:計數(shù)器移位寄存器 Octal Ser/Par Reg RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| 74F323SC | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Octal Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins |
| 74F323SCX | 功能描述:計數(shù)器移位寄存器 Octal Ser/Par Reg RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| 74F32D | 制造商:NXP Semiconductors 功能描述:INTEGRATED CIRCUIT; SOIC; OR LOGIC; -0.5 TO +7.0V; -150 MA (MAX.) O/P; 0; +70 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。