- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360418 > 74ALVT16899 (NXP SEMICONDUCTORS) 2.5V/3.3V 18-bit latched transceiver with 16-bit parity generator/checker (3-State)(帶16位奇偶發(fā)生器/校驗(yàn)器的2.5V/3.3V 18位鎖存收發(fā)器（三態(tài)）) PDF資料下載
參數(shù)資料
| 型號(hào)： | 74ALVT16899 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | 2.5V/3.3V 18-bit latched transceiver with 16-bit parity generator/checker (3-State)(帶16位奇偶發(fā)生器/校驗(yàn)器的2.5V/3.3V 18位鎖存收發(fā)器（三態(tài)）) |
| 中文描述： | ALVT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56 |
| 封裝： | PLASTIC, SSOP3-56 |
| 文件頁數(shù)： | 8/20頁 |
| 文件大?。?/td> | 122K |
| 代理商： | 74ALVT16899 |
Philips Semiconductors
Product specification
74ALVT16899
2.5V/3.3V 18-bit latched transceiver with 16-bit parity
generator/checker (3-State)
1998 Jun 30
8
AC CHARACTERISTICS (3.3V
GND = 0V; t
R
= t
F
= 2.5ns; C
L
= 50pF; R
L
= 500
; T
amb
= –40
°
C to +85
°
C.
0.3V RANGE)
LIMITS
SYMBOL
PARAMETER
WAVEFORM
V
CC
= 3.3V
±
0.3V
TYP
1
UNIT
MIN
MAX
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
Propagation delay
An to Bn or Bn to An
1
0.5
0.5
1.5
1.7
2.7
2.8
ns
Propagation delay
An to BPAR or Bn to APAR
4
2.5
2.0
5.0
4.6
8.0
7.3
ns
Propagation delay
An to ERRA or Bn to ERRB
5
2.5
2.5
7.8
5.1
11.5
8.5
ns
Propagation delay
APAR to BPAR or BPAR to APAR
3
1.0
1.0
2.9
3.0
6.9
6.4
ns
Propagation delay
APAR to ERRA or BPAR to ERRB
8
2.5
1.0
5.1
2.5
8.0
3.6
ns
Propagation delay
ODD/EVEN to APAR or BPAR
7
1.5
1.5
3.8
3.4
6.5
5.4
ns
Propagation delay
ODD/EVEN to ERRA or ERRB
6
2.5
1.5
6.6
4.0
10.0
6.6
ns
Propagation delay
SEL to APAR or BPAR
10
1.0
1.0
2.6
2.4
4.0
3.4
ns
Propagation delay
SEL to ERRA or ERRB
5
2.5
1.5
7.8
4.8
10.8
7.1
ns
Propagation delay
LEA to Bn or LEB to An
11
1.0
1.0
2.2
2.2
3.8
3.8
ns
Propagation delay
LEA to BPAR or LEB to APAR
11
2.5
2.0
5.3
4.9
8.5
7.6
ns
Propagation delay
LEA to ERRA or LEB to ERRB
9
2.5
2.5
7.4
5.6
11.0
9.2
ns
Output enable time
OEA to An, APAR or OEB to Bn, BPAR
13, 14
1.0
0.5
2.4
1.8
5.8
3.3
ns
Output disable time
OEA to An, APAR or OEB to Bn, BPAR
13, 14
2.5
1.0
5.2
2.4
8.0
3.5
ns
NOTE:
1. All typical values are at V
CC
= 3.3V and T
amb
= 25
°
C.
AC SETUP REQUIREMENTS (3.3V
GND = 0V; t
R
= t
F
= 2.5ns; C
L
= 50pF, R
L
= 500
0.3V RANGE)
LIMITS
SYMBOL
PARAMETER
WAVEFORM
V
CC
= 3.3V
±
0.3V
MIN
UNIT
TYP
t
s
(H)
t
s
(L)
t
h
(H)
t
h
(L)
Setup time, High or Low
An, APAR to LEA or Bn, BPAR to LEB
12
1.0
1.0
0.1
0.1
ns
Hold time, High or Low
An, APAR to LEA or Bn, BPAR to LEB
12
1.0
1.0
–0.1
0.1
ns
t
w
(H)
Pulse width, High
LEA or LEB
12
1.0
–
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74ALVT16899DGG | 2.5V/3.3V 18-bit latched transceiver with 16-bit parity generator/checker 3-State |
| 74ALVT16952 | 2.5V/3.3V 16-bit registered transceiver (3-State)(2.5V/3.3V16位寄存收發(fā)器（三態(tài)）) |
| 74ALVT16952DGG | Hex Schmitt-Trigger Inverters 14-TSSOP -40 to 85 |
| 74ALVT16952DL | Hex Schmitt-Trigger Inverters 14-TSSOP -40 to 85 |
| 74ALVT16953 | 2.5V/3.3V ALVT 16-bit registered transceiver (3-State)(2.5V/3.3V ALVT 16位寄存收發(fā)器（三態(tài)）) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74ALVT16899DGG | 制造商:NXP Semiconductors 功能描述: |
| 74ALVT16899DGG-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual 8-bit Bus Transceiver |
| 74ALVT16952 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:2.5V/3.3V ALVT 16-bit registered transceiver 3-State |
| 74ALVT16952DGG | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:2.5V/3.3V ALVT 16-bit registered transceiver 3-State |
| 74ALVT16952DL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:2.5V/3.3V ALVT 16-bit registered transceiver 3-State |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。