參數(shù)資料
型號： 74alvchs16830
廠商： NXP Semiconductors N.V.
英文描述： 3-Line To 8-Line Decoders/Demultiplexers 16-PDIP -40 to 85
中文描述： 18位至36位的地址與巴士司機(jī)舉行（3態(tài)）
文件頁數(shù)： 2/10頁
文件大?。?/td> 80K
代理商： 74ALVCHS16830
Philips Semiconductors
Product data
74ALVCHS16830
18-bit to 36-bit address driver with bus hold (3-State)
2
2002 Mar 15
853-2280 27859
FEATURES
Diodes on inputs clamp overshoot
ESD classification testing is done to JEDEC Standard JESD22.
Protection exceeds 2000 V HBM per method A114.
Latch-up testing is done to JEDEC Standard JESD78, which
exceeds 100 mA.
Bus hold on data inputs eliminates the need for external
pullup/pulldown resistors
Packaged in thin very small-outline package (TVSOP) — 0.4 mm
pitch
Optimized for use with PCK953 in SDRAM module applications
Low noise, low skew
DESCRIPTION
The ALVCHS16830 address driver is designed for 2.3 V to 3.6 V
V
CC
operation.
Diodes to V
CC
have been added on the inputs to clamp overshoot.
The bus hold feature retains the inputs’ last state whenever the input
bus goes to high impedance. This prevents floating inputs and
eliminates the need for pull up or pull down resistors.
To ensure the high-impedance state during power up or power
down, the output-enable (OE) input should be tied to V
CC
through a
pullup resistor; the minimum value of the resistor is determined by
the current-sinking capability of the driver.
The 74ALVCHS16830 is characterized for operation from –40 to
+85
°
C.
FUNCTION TABLE
Inputs
Outputs
OE1
OE2
A
1Yn
2Yn
L
H
H
H
Z
L
H
L
L
Z
H
L
H
Z
H
H
L
L
Z
L
L
L
H
H
H
L
L
L
L
L
H
H
X
Z
Z
PIN CONFIGURATION
1
2
3
4
5
6
7
8
9
10
11
12
69
70
71
72
73
74
75
76
77
78
79
80
2Y2
GND
2Y1
1Y1
V
CC
A1
A2
GND
A3
A4
1Y3
2Y3
GND
1Y4
2Y4
V
CC
1Y5
GND
2Y5
1Y6
2Y6
GND
GND
13
14
15
16
17
18
63
64
65
66
67
68
A5
A6
V
CC
A7
A8
1Y7
V
CC
2Y7
1Y8
2Y8
GND
19
62
GND
A9
20
21
22
23
24
25
56
57
58
59
60
61
OE1
OE2
A10
GND
A11
1Y9
2Y10
2Y9
GND
1Y11
2Y11
A12
26
55 V
CC
V
CC
27
54 1Y12
A13
28
29
30
31
32
49
50
51
52
53
A14
GND
A15
A16
GND
2Y12
1Y13
2Y13
GND
1Y2
GND
1Y10
33
48 1Y14
A17
34
47 2Y14
A18
35
46 V
CC
V
CC
36
37
38
39
40
41
42
43
44
45
2Y18
1Y18
GND
2Y17
1Y17
1Y15
GND
1Y16
2Y16
2Y15
SW00723
TOP VIEW
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE
ORDER CODE
DWG NUMBER
80-pin plastic thin very small outline (TVSOP)
–40 to +85
°
C
74ALVCHS16830DGB
SOT647-1
相關(guān)PDF資料
PDF描述
74ALVT162240 16-bit inverting buffer/driver with 30 Ωtermination resistors (3-State)(帶30 Ω終端電阻器的16位反相緩沖器/驅(qū)動器(三態(tài)）)
74ALVT162241 2.5V/3.3V 16-bit buffer/driver with 30 Ωtermination resistors (3-State)(帶30 Ω終端電阻器的2.5V/3.3V 16位緩沖器/驅(qū)動器(三態(tài)）)
74ALVT162244 2.5V/3.3V 16-bit buffer/driver with 30 Ωtermination resistors (3-State)(帶30 Ω終端電阻器的2.5V/3.3V 16位緩沖器/驅(qū)動器(三態(tài)）)
74ALVT162344DL 2.5V/3.3V 1-to-4 address driver with 30ohm termination resistors 3-State
74ALVT162344 2.5V/3.3V 1-to-4 address driver with 30Ω termination resistors (3-State)(帶30 Ω終端電阻器的2.5V/3.3V 1至4地址驅(qū)動器 (三態(tài)）)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74ALVCHS16830DGB,1 功能描述:緩沖器和線路驅(qū)動器 18-36BIT ADDRES DRV BUSHOLD 3S RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
74ALVCHS16830DGB;1 功能描述:緩沖器和線路驅(qū)動器 18-36BIT ADDRES DRV BUSHOLD 3S RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
74ALVCHT16835 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit registered driver (3-State)
74ALVCHT16835DGV 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit registered driver (3-State)
74ALVCHT16835DGV,1 功能描述:總線收發(fā)器 18-BIT REGISTERED RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*