- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360417 > 74ALVCH16952 (NXP Semiconductors N.V.) 16-bit registered transceiver 3-State PDF資料下載
參數(shù)資料
| 型號： | 74ALVCH16952 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 16-bit registered transceiver 3-State |
| 中文描述： | 16位注冊的收發(fā)器三態(tài) |
| 文件頁數(shù)： | 2/12頁 |
| 文件大?。?/td> | 85K |
| 代理商： | 74ALVCH16952 |
Philips Semiconductors
Preliminary specification
74ALVCH16952
16-bit registered transceiver (3-State)
2
1998 Sep 01
FEATURES
Complies with JEDEC standard no. 8-1A
CMOS low power consumption
MULTIBYTE
TM
flow-through pin-out architecture
Low inductance, multiple center power and ground pins for
minimum noise and ground bounce
Direct interface with TTL levels
Output drive capability 50
transmission lines @ 85
°
C
DESCRIPTION
The 74ALVCH16952 consists of two sections, each containing a
dual octal non-inverting registered transceiver. Two 8-bit back to
back registers store data flowing in both directions between two
bi-directional busses. Data applied to the inputs is entered and
stored on the rising edge of the clock (CP
XX
, where X is AB or BA)
provided that the clock enable (CE
XX
) is LOW. The data is then
present at the 3-State output buffers, but is only accessible when the
output enable input (OE
XX
) is LOW. Data flow from A inputs to B
outputs is the same as for B inputs to A outputs.
QUICK REFERENCE DATA
GND = 0V; T
amb
= 25
°
C; t
r
= t
f
= 2.5ns
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
t
PHL
/t
PLH
Propagation delay
CPnn, to An, Bn
V
CC
= 3.3V, C
L
= 50pF
2 5V C
V
CC
= 2.5V, C
L
= 30pF
3.2
ns
f
MAX
C
I
C
PD
Maximum clock frequency
350
MHz
Input capacitance
3.0
pF
Power dissipation capacitance per buffer
V
I
= GND to V
CC1
30
pF
NOTES:
1. C
PD
is used to determine the dynamic power dissipation (P
D
in
μ
W):
P
D
= C
PD
×
V
CC2
×
f
i
+ (C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz; C
L
= output load capacity in pF;
f
o
= output frequency in MHz; V
CC
= supply voltage in V;
(C
L
×
V
CC2
×
f
o
) = sum of outputs.
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE
OUTSIDE NORTH AMERICA
NORTH AMERICA
DWG NUMBER
56-Pin Plastic TSSOP Type II
–40
°
C to +85
°
C
74ALVCH16952 DGG
ACH16952 DGG
SOT364-1
FUNCTION TABLE
for register An or Bn
INPUTS
INTERNAL
Q
OPERATING
MODE
An or Bn
CP
XX
CE
XX
X
X
H
NC
Hold data
L
L
L
Load data
H
L
H
Load data
H = HIGH voltage level
L = LOW voltage level
↑
= LOW-to-HIGH transition
FUNCTION TABLE
for output enable
INPUTS
INTERNAL
Q
An or Bn
OUTPUTS
OPERATING
MODE
OE
nn
H
X
Z
Disable outputs
L
L
L
Enable outputs
L
H
H
Enable outputs
NC = no change
X = don’t care
Z = high impedance OFF-state
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74ALVCH32501 | 3-Line To 8-Line Decoders/Demultiplexers 16-PDIP -40 to 85 |
| 74ALVCH32501EC | 36-bit universal bus transceiver with direction pin; 5 V tolerant; 3-state |
| 74ALVCHS162830 | 18-bit to 36-bit address driver with bus hold (3-State) |
| 74ALVCHS162830DGB | 18-bit to 36-bit address driver with bus hold (3-State) |
| 74alvchs16830 | 3-Line To 8-Line Decoders/Demultiplexers 16-PDIP -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74ALVCH16952DG | 功能描述:總線收發(fā)器 16-BIT REG. TRANSCVR RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74ALVCH16952DGG | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit registered transceiver 3-State |
| 74ALVCH16952DGG,11 | 功能描述:總線收發(fā)器 16-BIT REG. TRANSCVR RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74ALVCH16952DGG,112 | 制造商:NXP Semiconductors 功能描述: |
| 74ALVCH16952DGG,118 | 制造商:NXP Semiconductors 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。