- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360417 > 74ALVCH16841DL (NXP Semiconductors N.V.) 20-bit bus interface D-type latch (3-State) PDF資料下載
參數(shù)資料
| 型號： | 74ALVCH16841DL |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 20-bit bus interface D-type latch (3-State) |
| 中文描述： | 20位總線接口，D型鎖存器（3態(tài)） |
| 文件頁數(shù)： | 7/10頁 |
| 文件大?。?/td> | 77K |
| 代理商： | 74ALVCH16841DL |
Philips Semiconductors
Product specification
74ALVCH16841
20-bit bus interface D-type latch (3-State)
1998 Jul 27
7
AC WAVEFORMS FOR V
CC
= 2.3V TO 2.7V AND
V
CC
< 2.3V RANGE
V
M
= 0.5 V
V
X
= V
OL
+ 0.15V
V
Y
= V
OH
–0.15V
V
OL
and V
OH
are the typical output voltage drop that occur with the
output load.
AC WAVEFORMS FOR V
CC
= 3.0V TO 3.6V AND
V
CC
= 2.7V RANGE
V
M
= 1.5 V
V
X
= V
OL
+ 0.3V
V
Y
= V
–0.3V
V
and V
OH
are the typical output voltage drop that occur with the
output load.
VI
= 2.7V
VI
= V
CC
D
INPUT
t
PHL
t
PLH
V
OL
V
I
GND
V
OH
Q
OUTPUT
V
M
V
M
SH00153
Waveform 1. The input (D
n
) to output (Q
n
) propagation delay
LE INPUT
Qn OUTPUT
V
I
GND
V
OH
V
OL
t
PHL
t
PLH
t
W
V
M
V
M
V
M
SH00150
Waveform 2. The latch enable (LE) pulse width, the latch enable
input to output (Q
n
) propagation delay
ééé
ééé
ééé
GND
éééééééé
éééééééé
éééééééé
Dn
INPUT
LE
INPUT
t
SU
NOTE:
The shaded areas indicate when the input is permitted to change
for predictable output performance.
t
SU
V
V
I
GND
V
V
M
SH00149
Waveform 3. The data set up and hold times for the D
n
input to
the LE input
t
PLZ
t
PZL
V
I
nOE INPUT
GND
V
CC
OUTPUT
LOW-to-OFF
OFF-to-LOW
V
OL
V
OH
OUTPUT
HIGH-to-OFF
OFF-to-HIGH
GND
outputs
enabled
outputs
enabled
outputs
disabled
t
PHZ
V
M
V
M
V
M
t
PZH
V
X
V
Y
SH00137
Waveform 4. 3-State enable and disable times
TEST CIRCUIT
SWITCH POSITION
PULSE
GENERATOR
R
T
V
I
D.U.T.
V
O
C
L
V
CC
R
L
= 500
Test Circuit for switching times
Open
GND
S
1
DEFINITIONS
R
L
= Load resistor
C
L
= Load capacitance includes jig and probe capacitance
R
T
= Termination resistance should be equal to Z
OUT
of pulse generators.
V
CC
V
I
< 2.7V
V
CC
TEST
S
1
t
PLH/
t
PHL
Open
2
V
CC
t
PLZ/
t
PZL
2.7V
2.7–3.6V
t
PHZ/
t
PZH
GND
R
L
= 500
2 * V
CC
SV00906
Waveform 5. Load circuitry for switching times
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74ALVCH16841 | 20-bit bus interface D-type latch 3-State |
| 74ALVCH16843 | 3-Line To 8-Line Decoders/Demultiplexers 16-SSOP -40 to 85 |
| 74ALVCH16952 | 16-bit registered transceiver 3-State |
| 74ALVCH32501 | 3-Line To 8-Line Decoders/Demultiplexers 16-PDIP -40 to 85 |
| 74ALVCH32501EC | 36-bit universal bus transceiver with direction pin; 5 V tolerant; 3-state |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74ALVCH16841DLG4 | 功能描述:閉鎖 20B Bus-Interface D-Type RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74ALVCH16841DLR | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| 74ALVCH16841DLRG4 | 功能描述:閉鎖 20B Bus-Interface D-Type RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74ALVCH16843 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit bus-interface D-type latch 3-State |
| 74ALVCH16843APA | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Integrated Device Technology Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。