- 您現在的位置：買賣IC網 > PDF目錄360416 > 74ALVC162834A (NXP Semiconductors N.V.) 18-bit registered driver with inverted register enable and 30Ω termination resistors (3-State)(帶反相寄存使能和30Ω終端電阻器的18位寄存驅動器（三態(tài)）) PDF資料下載
參數資料
| 型號： | 74ALVC162834A |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 18-bit registered driver with inverted register enable and 30Ω termination resistors (3-State)(帶反相寄存使能和30Ω終端電阻器的18位寄存驅動器（三態(tài)）) |
| 中文描述： | 18位與登記冊登記的司機倒啟用和30Ω端接電阻器（3態(tài)）（帶反相寄存使能和30Ω終端電阻器的18位寄存驅動器（三態(tài)）） |
| 文件頁數： | 2/12頁 |
| 文件大?。?/td> | 122K |
| 代理商： | 74ALVC162834A |
Philips Semiconductors
Product specification
74ALVC162834A
18-bit registered driver with inverted register enable
and 30
termination resistors (3-State)
2
2000 Mar 14
853–2193 23314
FEATURES
Wide supply voltage range of 1.2 V to 3.6 V
Complies with JEDEC standard no. 8-1A.
CMOS low power consumption
Direct interface with TTL levels
Current drive
±
12 mA at 3.0 V
MULTIBYTE
TM
flow-through standard pin-out architecture
Low inductance multiple V
CC
and GND pins for minimum noise
and ground bounce
Output drive capability 50
transmission lines @ 85
°
C
Integrated 30 termination resistors
Diode clamps to V
CC
and GND on all inputs
Input diodes to accommodate strong drivers
DESCRIPTION
The 74ALVC162834A is an 18-bit registered driver. Data flow is
controlled by active low output enable (OE), active low latch enable
(LE) and clock inputs (CP).
When LE is LOW, the A to Y data flow is transparent. When LE is
HIGH and CP is held at LOW or HIGH, the data is latched; on the
LOW to HIGH transient of CP the A-data is stored in the
latch/flip-flop.
The 74ALVC162834A is designed with 30 _series resistors in both
HIGH or LOW output stages.
When OE is LOW the outputs are active. When OE is HIGH, the
outputs go to the high impedance OFF-state. Operation of the OE
input does not affect the state of the latch/flip -flop.
To ensure the high-impedance state during power up or power
down, OE should be tied to V
CC
through a pullup resistor; the
minimum value of the resistor is determined by the current-sinking
capability of the driver.
PIN CONFIGURATION
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
NC
NC
Y
1
Y
2
Y
3
Y
4
Y
5
Y
6
GND
V
CC
GND
Y
7
Y
8
Y
9
Y
10
Y
11
Y
12
GND
Y
13
Y
14
Y
15
V
CC
Y
16
Y
17
GND
Y
18
OE
LE
GND
NC
A
1
GND
A
2
A
3
V
CC
A
4
A
5
A
6
GND
A
7
A
8
A
9
A
10
A
11
A
12
GND
A
13
A
14
A
15
V
CC
A
16
A
17
GND
A
18
CP
GND
SH00194
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
°
C; t
r
= t
f
≤
2.5 ns
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
t
PHL
/t
PLH
Propagation delay
An to Yn;
LE to Yn;
CP to Yn
V
CC
= 3.3 V, C
L
= 50 pF
2.9
3.5
3.3
ns
F
max
C
I
C
I/O
Maximum clock frequency
V
CC
= 3.3 V, C
L
= 50 pF
240
MHz
Input capacitance
4.0
pF
Input/Output capacitance
8.0
pF
C
PD
Power dissipation capacitance per buffer
V = GND to V
CC1
transparent mode
Output enabled
Output disabled
10
3
pF
Clocked mode
Output enabled
Output disabled
21
15
NOTES:
1. C
PD
is used to determine the dynamic power dissipation (P
in
μ
W):
P
D
= C
PD
×
V
CC2
×
f
i
+ (C
L
×
V
CC2
×
f
o
) where: f
i
= input frequency in MHz; C
L
= output load capacitance in pF;
f
o
= output frequency in MHz; V
CC
= supply voltage in V; (C
L
×
V
CC2
×
f
o
) = sum of outputs.
相關PDF資料 |
PDF描述 |
|---|---|
| 74ALVC162835A | 18-bit registered driver with 30Ω termination resistors (3-State)(帶30Ω終端電阻器的18位寄存驅動器（三態(tài)）) |
| 74ALVC162836A | 20-bit registered driver with inverted register enable and 30Ω termination resistors (3-State)(帶反相寄存使能和30Ω終端電阻器的20位寄存驅動器（三態(tài)）) |
| 74ALVC16334 | 16-bit registered driver with inverted register enable 3-State |
| 74ALVC16334A | 16-bit registered driver with inverted register enable (3-State)(帶反相寄存使能的16位寄存驅動器（三態(tài)）) |
| 74ALVC16334ADGG | Triple 3-Input Positive-AND Gates 14-SSOP -40 to 85 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 74ALVC162834A_0006 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit registered driver with inverted register enable and 30ohm termination resistors 3-State |
| 74ALVC162834ADG | 功能描述:通用總線函數 16-BIT REG DRVR W/INV REG RoHS:否 制造商:Texas Instruments 邏輯類型:CMOS 邏輯系列:74VMEH 電路數量:1 開啟電阻（最大值）: 傳播延遲時間:10.1 ns 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大工作溫度:+ 85 C 最小工作溫度:0 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74ALVC162834ADGG | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit registered driver with inverted register enable and 30ohm termination resistors 3-State |
| 74ALVC162834ADGG,1 | 功能描述:通用總線函數 16-BIT REG DRVR RoHS:否 制造商:Texas Instruments 邏輯類型:CMOS 邏輯系列:74VMEH 電路數量:1 開啟電阻（最大值）: 傳播延遲時間:10.1 ns 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大工作溫度:+ 85 C 最小工作溫度:0 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74ALVC162834ADGG,112 | 制造商:NXP Semiconductors 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。