- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360411 > 74ALS273D (NXP SEMICONDUCTORS) Octal D-type flip-flop PDF資料下載
參數(shù)資料
| 型號： | 74ALS273D |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | Octal D-type flip-flop |
| 中文描述： | ALS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20 |
| 封裝： | PLASTIC, SO-20 |
| 文件頁數(shù)： | 2/9頁 |
| 文件大?。?/td> | 114K |
| 代理商： | 74ALS273D |
Philips Semiconductors
Product specification
74ALS273
Octal D-type flip-flop
2
1991 Feb 08
853–1398 01670
FEATURES
Eight edge-triggered D-type flip-flops
Buffered common clock
Buffered asynchronous master reset
See 74ALS377 for clock enable version
See 74ALS373 for transparent latch version
See 74ALS374 for 3-State version
DESCRIPTION
The 74ALS273 has eight edge-triggered D-type flip-flops with
individual D inputs and Q outputs. The common buffered clock (CP)
and master reset (MR) inputs load and reset all flip-flops
simultaneously.
The register is fully edge-triggered. The state of each D input, one
setup time before the Low-to-High clock transition, is transferred to
the corresponding flip-flop’s Q output.
All outputs will be forced Low independently of clock or data inputs
by a Low voltage level on the MR input.
The device is useful for applications where the true output only is
required and the CP and MR are common to all flip-flops.
TYPE
TYPICAL f
MAX
TYPICAL
SUPPLY CURRENT
(TOTAL)
74ALS273
95MHz
16mA
PIN CONFIGURATION
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
MR
Q0
D0
D1
Q1
Q2
D2
D3
Q3
Q4
GND
D4
D5
Q5
Q6
D6
D7
Q7
V
CC
CP
SF00346
ORDERING INFORMATION
ORDER CODE
DESCRIPTION
COMMERCIAL RANGE
V
CC
= 5V
±
10%,
T
amb
= 0
°
C to +70
°
C
DRAWING
NUMBER
20-pin plastic DIP
74ALS273N
SOT146-1
20-pin plastic SO
74ALS273D
SOT163-1
20-pin plastic SSOP
Type II
74ALS273DB
SOT339-1
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS
DESCRIPTION
74ALS (U.L.)
HIGH/LOW
LOAD VALUE
HIGH/LOW
D0 – D7
Data inputs
1.0/2.0
20
μ
A/0.2mA
20
μ
A/0.1mA
20
μ
A/0.1mA
CP
Clock pulse input (active rising edge)
1.0/1.0
MR
Master Reset input (active-Low)
1.0/1.0
Q0 – Q7
One (1.0) ALS unit load is defined as: 20
μ
A in the High state and 0.1mA in the Low state.
3-State outputs
130/240
2.6mA/24mA
NOTE:
LOGIC SYMBOL
3
4
7
8
13
14
18
17
D0
D1
D2
D3
D4
D5
D6
D7
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
2
5
6
9
12
15
16
19
1
11
MR
CP
V
= Pin 20
GND = Pin 10
SF00347
IEC/IEEE SYMBOL
SF00348
1
3
2
4
5
7
6
8
9
R
11
C1
13
12
14
15
17
16
18
19
1D
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74ALS273N | Octal D-type flip-flop |
| 74ALS273DB | Octal D-type flip-flop |
| 74ALS27 | Triple 3-Input NOR gate |
| 74ALS27D | Triple 3-Input NOR gate |
| 74ALS27N | Triple 3-Input NOR gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74ALS273DB | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Octal D-type flip-flop |
| 74ALS273N | 制造商:Texas Instruments 功能描述: |
| 74ALS27D | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Triple 3-Input NOR gate |
| 74ALS27N | 制造商:NXP Semiconductors 功能描述:ALS SERIES, TRIPLE 3-INPUT NOR GATE, PDIP14 |
| 74ALS280N | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。