<ins id="lcvmo"><dfn id="lcvmo"><table id="lcvmo"></table></dfn></ins><small id="lcvmo"><noframes id="lcvmo"><pre id="lcvmo"></pre>
  • <thead id="lcvmo"><xmp id="lcvmo"><tfoot id="lcvmo"></tfoot></xmp></thead>
  • <kbd id="lcvmo"><output id="lcvmo"></output></kbd>
    <thead id="lcvmo"><strike id="lcvmo"><code id="lcvmo"></code></strike></thead>
    <nobr id="lcvmo"></nobr>
    參數(shù)資料
    型號: 74ABT373CMTCMX
    廠商: National Semiconductor Corporation
    英文描述: Octal Transparent Latch with TRI-STATE Outputs
    中文描述: 八路透明鎖存器與三態(tài)輸出
    文件頁數(shù): 2/16頁
    文件大?。?/td> 338K
    代理商: 74ABT373CMTCMX
    Functional Description
    The
    ’ABT373
    contains
    TRI-STATE output buffers. When the Latch Enable (LE) in-
    put is HIGH, data on the D
    n
    inputs enters the latches. In this
    condition the latches are transparent, i.e., a latch output will
    change state each time its D input changes. When LE is
    LOW, the latches store the information that was present on
    the D inputs a setup time preceding the HIGH-to-LOW tran-
    sition of LE. The TRI-STATE buffers are controlled by the
    Output Enable (OE) input. When OE is LOW, the buffers are
    in the bi-state mode. When OE is HIGH the buffers are in
    the high impedance mode but this does not interfere with
    entering new data into the latches.
    eight
    D-type
    latches
    with
    Truth Table
    Inputs
    Output
    LE
    OE
    D
    n
    O
    n
    H
    H
    L
    X
    L
    L
    L
    H
    H
    L
    X
    X
    H
    L
    O
    n
    (no change)
    Z
    H
    e
    HIGH Voltage Level
    L
    e
    LOW Voltage Level
    X
    e
    Immaterial
    Z
    e
    High Impedance State
    Logic Diagram
    TL/F/11547–3
    Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
    2
    相關PDF資料
    PDF描述
    74ABT373CPCQB Octal Transparent Latch with TRI-STATE Outputs
    74ABT373CPCX Octal Transparent Latch with TRI-STATE Outputs
    74ABT373CPMQB Octal Transparent Latch with TRI-STATE Outputs
    74ABT373CPMX Octal Transparent Latch with TRI-STATE Outputs
    74ABT373CSCQB Octal Transparent Latch with TRI-STATE Outputs
    相關代理商/技術參數(shù)
    參數(shù)描述
    74ABT373CMTCX 功能描述:閉鎖 Octal Trans Latch RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel
    74ABT373CPC 功能描述:閉鎖 Octal Trans Latch RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel
    74ABT373CPC_Q 功能描述:閉鎖 Octal Trans Latch RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel
    74ABT373CPCQB 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Octal Transparent Latch with TRI-STATE Outputs
    74ABT373CPCQR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit D-Type Latch