參數(shù)資料
型號(hào): 74ABT2953PWDH
廠商: NXP SEMICONDUCTORS
元件分類: 通用總線功能
英文描述: Octal registered transceiver, inverting 3-State
中文描述: ABT SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PDSO24
封裝: PLASTIC, TSSOP-24
文件頁數(shù): 5/6頁
文件大?。?/td> 73K
代理商: 74ABT2953PWDH
Philips Semiconductors
Product specification
74ABT2953
Octal registered transceiver, inverting (3-State)
1995 Sep 06
5
AC CHARACTERISTICS
GND = 0V; t
R
= t
F
= 2.5ns; C
L
= 50pF, R
L
= 500
LIMITS
SYMBOL
PARAMETER
WAVEFORM
T
amb
= +25
°
C
V
CC
= +5.0V
Typ
200
5.1
5.7
4.0
5.3
6.1
5.6
T
amb
= –40
°
C to +85
°
C
CC
= +5.0V
±
0.5V
Min
150
2.0
2.5
1.0
2.2
2.0
1.5
UNIT
Min
150
2.0
2.5
1.0
2.2
2.0
1.5
Max
Max
f
MAX
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
Maximum clock frequency
Propagation delay
CPBA to An, CPAB to Bn
Output enable time
OEBA to An, OEAB to Bn
Output disable time
OEBA to An, OEAB to Bn
1
MHz
1
6.6
7.2
4.8
6.2
7.6
7.1
7.6
8.2
5.8
7.5
8.1
7.6
ns
3
4
3
4
ns
ns
AC SETUP REQUIREMENTS
LIMITS
T
amb
= –40
°
C to +85
°
C
V
CC
= +5.0V
±
0.5V
Min
4.0
3.0
0.0
0.0
3.5
2.5
0.0
0.0
3.0
3.5
SYMBOL
PARAMETER
WAVEFORM
T
amb
= +25
°
C
V
CC
= +5.0V
Min
4.0
3.0
0.0
0.0
3.5
2.5
0.0
0.0
3.0
3.5
UNIT
Typ
2.5
1.1
–1.0
–2.0
2.0
0.9
–0.5
–1.0
2.0
1.1
t
S
(H)
t
s
(L)
t
h
(H)
t
h
(L)
t
s
(H)
t
s
(L)
t
h
(H)
t
h
(L)
t
w
(H)
t
w
(L)
Setup time
An to CPAB or Bn to CPBA
Hold time
An to CPAB or Bn to CPBA
Setup time
CEAB to CPAB, CEBA to CPBA
Hold time
CEAB to CPAB, CEBA to CPBA
CPAB or CPBA pulse width,
High or Low
2
ns
2
ns
2
ns
2
ns
1
ns
AC WAVEFORMS
V
M
= 1.5V, V
IN
= GND to 3.0V
V
M
V
M
V
M
V
M
V
M
1/f
MAX
t
w
(H)
t
PHL
t
w
(L)
t
PLH
CPBA or
CPAB
An or Bn
SA00087
Waveform 1. Propagation Delay, Clock Input to Output, Clock
Pulse Width, and Maximum Clock Frequency
OEAB,
OEBA
V
M
t
PZH
t
PHZ
0V
V
OH
–0.3V
An, Bn
V
M
V
M
SA00310
Waveform 3. 3-State Output Enable Time to High Level and
Output Disable Time from High Level
ééé
CEBA
éééééééé
éééééééé
éééééééé
t
h
(H)
t
h
(L)
V
M
An, Bn
CEAB,
V
M
V
M
V
V
V
CPAB,
CPBA
t
s
(H)
t
s
(L)
SA00309
Waveform 2. Data Setup and Hold Times
OEAB,
OEBA
t
PZL
t
PLZ
0V
V
OL
+0.3V
An, Bn
V
M
V
M
V
M
SA00311
Waveform 4. 3-State Output Enable Time to Low Level and
Output Disable Time from Low Level
相關(guān)PDF資料
PDF描述
74ABT9253N Octal Buffers/Drivers With 3-State Outputs 20-SOIC 0 to 70
74ABT2953 Octal registered transceiver, inverting (3-State)(反相(三態(tài)),八寄存收發(fā)器)
74ABT2953D Octal registered transceiver, inverting 3-State
74ABT2953PW Octal registered transceiver, inverting 3-State
74ABT2953DB Octal registered transceiver, inverting 3-State
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74ABT2953PW-T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single 8-Bit Inverting Bus Transceiver
74ABT32 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Quad 2-input OR gate
74ABT3284 制造商:NSC 制造商全稱:National Semiconductor 功能描述:18-Bit Synchronous Datapath Multiplexer
74ABT3284VJG 制造商:NSC 制造商全稱:National Semiconductor 功能描述:18-Bit Synchronous Datapath Multiplexer
74ABT32D 功能描述:邏輯門 QUAD 2-INPUT OR GATE RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel