參數(shù)資料
型號： 73S1210F-EB
廠商： Maxim Integrated Products
文件頁數(shù)： 85/126頁
文件大?。?/td> 0K
描述： BOARD EVAL 73S1210F DOC/CD CABLE
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝： 1
系列： *
DS_1210F_001
73S1210F Data Sheet
Rev. 1.4
61
1.7.13 Keypad Interface
The 73S1210F supports a 30-button (6 rows x 5 columns) keypad (SPST Mechanical Contact Switches)
interface using 11 dedicated I/O pins. Figure 12 shows a simplified block diagram of the keypad
interface.
Scan
p
u
ll-
u
p
Debouncing
D
e
b
o
u
n
c
e
T
im
e
7
6
5
4
3
2
1
0
KSIZE Register
6
(1) KCOL is normally used as Read only
register. When hardware keyscan mode
is disabled, this register is to be used by
firmware to write the column data to
handle firmware scanning.
K
e
y
_
D
e
te
c
t
Hardware Scan Enable
6
C
o
lu
m
n
S
c
a
n
O
rd
e
r
5
Column Value
Row Value
K
e
y
_
D
e
te
c
t_
E
n
a
b
le
KORDERL / H Registers
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
KCOL Register
(1)
7
6
5
4
3
2
1
0
KROW Register
Dividers
1kHz
S
c
a
n
T
im
e
KSCAN Register
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
KSTAT Register
Keypad Clock
VDD
p
u
ll-
u
p
COL4:0
R
O
W
5
:0
73S1210F
If smaller keypad than 6 x 5 is to be
implemented, unused row inputs
should be connected to VDD. Unused
column outputs should be left
unconnected.
VDD
Figure 12: Simplified Keypad Block Diagram
There are five drive lines (outputs) corresponding to columns and 6 sense lines (inputs) corresponding to
rows. Hysteresis and pull-ups are provided on all inputs (rows), which eliminate the need for external
resistors in the keypad. Key scanning happens by asserting one of the 5 column lines low and looking for
a low on a sense line indicating that a key is pressed (switch closed) at the intersection of the drive/sense
(column/row) line in the keypad. Key detection is performed by hardware with an incorporated debounce
timer. Debouncing time is adjustable through the KSCAN register. Internal hardware circuitry performs
column scanning at an adjustable scanning rate and column scanning order through registers KSCAN
and KORDERL / KORDERH. Key scanning is disabled at reset and must be enabled by firmware. When
a valid key is detected, an interrupt is generated and the valid value of the pressed key is automatically
相關(guān)PDF資料
PDF描述
ECC22DCMT CONN EDGECARD 44POS .100 WW
73S1209F-EB BOARD EVAL 73S1209F DOC/CD CABLE
EBC25DTAS CONN EDGECARD 50POS R/A .100 SLD
DS8005-KIT# EVALUATION KIT FOR DS8005
UVR1A153MHD CAP ALUM 15000UF 10V 20% RADIAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
73S1210F-EB-Lite 功能描述:開發(fā)板和工具包 - 8051 73S1210F Eval Brd Lite w/Doc Cd, Cable RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓:
73S1210F-EB-LiteMS 功能描述:開發(fā)板和工具包 - 8051 73S1210F Eval Brd Lite + Multi Sam RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓:
73S1215F 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:80515 System-on-Chip with USB, ISO 7816 / EMV, PINpad and More
73S1215F-44IM/F 功能描述:8位微控制器 -MCU 80515 SoC w/USB & PINpad RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
73S1215F-44IM/F/P 功能描述:IC SMART CARD READER PROG 44-QFN RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:73S12xx 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:260 系列:73S12xx 核心處理器:80515 芯體尺寸:8-位 速度:24MHz 連通性:I²C，智能卡，UART/USART，USB 外圍設(shè)備:LED，POR，WDT 輸入/輸出數(shù):9 程序存儲器容量:64KB（64K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:2K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-VFQFN 裸露焊盤 包裝:管件
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*