
73K302L
Bell 212A, 103, 202
Single-Chip Modem
9
CONTROL REGISTER 0
D7
D6
D5
D4
D3
D2
D1
D0
CR0
000
MODUL.
OPTION
0
TRANSMIT
MODE 3
TRANSMIT
MODE 2
TRANSMIT
MODE 1
TRANSMIT
MODE 0
TRANSMIT
ENABLE
ANSWER/
ORIGINATE
BIT NO.
NAME
CONDITION
DESCRIPTION
0
Selects answer mode in 103 and 212A modes (transmit
in high band, receive in low band) or in Bell 202 mode,
receive at 1200 bit/s and transmit at 150 bit/s.
Selects originate mode in 103 and 212A modes (transmit
in low band, receive in high band) or in Bell 202 mode,
receive at 150 bit/s and transmit at 1200 bit/s.
D0
Answer/
Originate
1
Note: This bit works with TR bit D0 to program special tones
detected in Tone Register. See detect and tone registers.
0
Disables transmit output at TXA.
Enables transmit output at TXA.
D1
Transmit
Enable
1
Note: Answer tone and DTMF TX control require TX
enable.
D5
D4 D3 D2
0
0
0
0
Selects power down mode. All functions disabled except
digital interface.
0
0
0
1
Internal synchronous mode. In this mode TXCLK is an
internally derived 1200 Hz signal. Serial input data
appearing at TXD must be valid on the rising edge of
TXCLK. Receive data is clocked out of RXD on the falling
edge of RXCLK.
0
0
1
0
External synchronous mode. Operation is identical to
internal synchronous, but TXCLK is connected internally
to EXCLK pin, and a 1200 Hz ± 0.01% clock must be
supplied externally.
0
0
1
1
Slave synchronous mode. Same operation as other
synchronous modes. TXCLK is connected internally to
the RXCLK pin in this mode.
0
1
0
0
Selects DPSK asynchronous mode - 8 bits/character
(1 start bit, 6 data bits, 1 stop bit).
0
1
0
1
Selects DPSK asynchronous mode - 9 bits/character
(1 start bit, 7 data bits, 1 stop bit).
0
1
1
0
Selects DPSK asynchronous mode - 10 bits/character
(1 start bit, 8 data bits, 1 stop bit).
0
1
1
1
Selects DPSK asynchronous mode - 11 bits/character
(1 start bit, 8 data bits, Parity and 1 or 2 stop bits).
D5, D4,D3, D2
Transmit
Mode
1
1
0
0
Selects 103 or 202 FSK operation.