參數(shù)資料
型號: 7203L20JGB
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: FIFO
英文描述: 2K X 9 OTHER FIFO, 20 ns, PQCC32
封裝: GREEN, PLASTIC, LCC-32
文件頁數(shù): 10/14頁
文件大?。?/td> 114K
代理商: 7203L20JGB
5
COMMERCIAL,INDUSTRIALANDMILITARY
TEMPERATURERANGES
IDT7203/7204/7205/7206/7207/7208 CMOS ASYNCHRONOUS FIFO
2,048 x 9, 4,096 x 9, 8,192 x 9, 16,384 x 9, 32,768 x 9 and 65,536 x 9
OCTOBER 22, 2008
AC ELECTRICAL CHARACTERISTICS(1) (CONTINUED)
(Commercial: VCC = 5V ± 10%, TA = 0
°C to +70°C; Industrial: VCC = 5V ± 10%, TA = –40°C to +85°C; Military: VCC = 5V ± 10%, TA = –55°C to +125°C)
NOTES:
1. Timings referenced as in AC Test Conditions.
2. Pulse widths less than minimum are not allowed.
3. Values guaranteed by design, not currently tested.
4. Only applies to read data flow-through mode.
Military
Commercial
Military
Commercial
IDT7203L30
IDT7203L35
IDT7203L40
IDT7203L50
IDT7204L30
IDT7204L35
IDT7204L50
IDT7205L30
IDT7205L35
IDT7205L50
IDT7206L30
IDT7206L35
IDT7206L50
IDT7207L30
IDT7207L35
IDT7207L50
IDT7208L35
Symbol
Parameters
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Unit
fS
Shift Frequency
25
22.22
20
15
MHz
tRC
Read Cycle Time
40
45
50
65
ns
tA
Access Time
30
35
40
50
ns
tRR
Read Recovery Time
10
10
10
15
ns
tRPW
Read Pulse Width(2)
30
35
40
50
ns
tRLZ
Read LOW to Data Bus LOW(3)
5—
5
5—
10
ns
tWLZ
Write HIGH to Data Bus Low-Z(3,4)
5
10
10
15
ns
tDV
Data Valid from Read HIGH
5
5
5
5
ns
tRHZ
Read HIGH to Data Bus High-Z(3)
—20
20
—25
30
ns
tWC
Write Cycle Time
40
45
50
65
ns
tWPW
Write Pulse Width(2)
30
35
40
50
ns
tWR
Write Recovery Time
10
10
10
15
ns
tDS
DataSet-upTime
18
18
20
30
ns
tDH
Data Hold Time
0
0
0
5
ns
tRSC
Reset Cycle Time
40
45
50
65
ns
tRS
Reset Pulse Width(2)
30
35
40
50
ns
tRSS
Reset Set-up Time(3)
30
35
40
50
ns
tRTR
Reset Recovery Time
10
10
10
15
ns
tRTC
Retransmit Cycle Time
40
45
50
65
ns
tRT
Retransmit Pulse Width(2)
30
35
40
50
ns
tRTS
RetransmitSet-upTime(3)
30
35
40
50
ns
tRTR
Retransmit Recovery Time
10
10
10
15
ns
tEFL
Reset to
EF LOW
—40
45
—50
65
ns
tHFH, tFFH
Reset to
HF and FF HIGH
40
45
50
65
ns
tRTF
Retransmit LOW to Flags Valid
40
45
50
65
ns
tREF
Read LOW to
EF LOW
—30
30
—35
45
ns
tRFF
Read HIGH to
FF HIGH
30
30
35
45
ns
tRPE
Read Pulse Width after
EF HIGH
30
35
40
50
ns
tWEF
Write HIGH to
EF HIGH
30
30
35
45
ns
tWFF
Write LOW to
FF LOW
—30
30
—35
45
ns
tWHF
Write LOW to
HF Flag LOW
40
45
50
65
ns
tRHF
Read HIGH to
HF Flag HIGH
40
45
50
65
ns
tWPF
Write Pulse Width after
FF HIGH
30
35
40
50
ns
tXOL
Read/Write LOW to
XO LOW
—30
35
—40
50
ns
tXOH
Read/Write HIGH to
XO HIGH
30
35
40
50
ns
tXI
XI Pulse Width(2)
30
35
40
50
ns
tXIR
XI Recovery Time
10
10
10
10
ns
tXIS
XISet-up Time
10
15
15
15
ns
相關(guān)PDF資料
PDF描述
7P24FLV582I15 12M X 16 FLASH 3V PROM CARD, 150 ns, XMA68
7P12FLV210I25 6M X 16 FLASH 3V PROM CARD, 250 ns, XMA68
7P14FLV232C25 7M X 16 FLASH 3V PROM CARD, 250 ns, XMA68
7P14FLV520I25 7M X 16 FLASH 3V PROM CARD, 250 ns, XMA68
7P16FLE210C15 8M X 16 FLASH 5V PROM CARD, 150 ns, UUC68
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
7203L20LB 制造商:Integrated Device Technology Inc 功能描述:FIFO ASYNC DUAL DEPTH/WIDTH UNI-DIR 2KX9 32PIN LCC - Rail/Tube
7203L20LB8 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Async Dual Depth/Width Uni-Dir 2K x 9 32-Pin LCC T/R 制造商:Integrated Device Technology Inc 功能描述:FIFO ASYNC DUAL DEPTH/WIDTH UNI-DIR 2KX9 32PIN LCC - Tape and Reel
7203L20P 功能描述:先進(jìn)先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝:
7203L20TDB 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Async Dual Depth/Width Uni-Dir 2K x 9 28-Pin CDIP 制造商:Integrated Device Technology Inc 功能描述:FIFO ASYNC DUAL DEPTH/WIDTH UNI-DIR 2KX9 28CDIP - Bulk 制造商:IDT 功能描述:FIFO Mem Async Dual Depth/Width Uni-Dir 2K x 9 28-Pin CDIP
7203L20TP 功能描述:先進(jìn)先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: