
2
All data sheets are subject to change without notice
2005 Maxwell Technologies
All rights reserved.
128 Megabit (16Mx 8-Bit) Flash Memory Module
69F1608
01.07.05 REV 2
T
ABLE
1. P
INOUT
D
ESCRIPTION
P
IN
S
YMBOL
D
ESCRIPTION
1, 24
V
CC
Supply Voltage
2
Command Latch Enable
(CLE)
The CLE input controls the path activation for commands sent to
the command register. When active high, commands are latched
into the command register through the I/O ports on the rising
edge of the WE signal.
3
Address Latch Enable
(ALE)
The ALE input controls the path activation for address and input
data to the internal address/data register. Addresses are latched
on the rising edge or WE with ALE high, and input data is latched
when ALE is low
4
Write Enable
(WE)
The WE input controls writes to the I/O port. Commands,
address and data are latched on the rising edge of the WE
pulse.
5
Write Protect
(WP)
The WP pin provides inadvertent write/erase protection during
power transitions. The internal high voltage generator is reset
when the WP pin is active low
6, 7, 18, 19
Chip Enable Inputs
CE1 - CE4
The CE input is the device selection control. When CE goes high
during a read operation, the device is returned to standby mode.
However, when the device is in the busy state during programor
erase, CE high is ignored, and does not return the device to
standby mode.
8, 9, 10, 11
14, 15, 16, 17
I/O Port:
I/O0 ~I/O7
The I/O pins are used to input command, address and data, and
to output data during read operations. The I/O pins float to High-
Z when the chip is deselected or when the outputs are disabled.
12
V
SS
V
CC
Q
Ground
13
Output Buffer Voltage
20
Spare Area Enable (SE)
The SE input controls the spare area selection when SE is high,
the device is deselected the spare area during Read1, Sequen-
tial data input and page Program
21
Read/Busy
(R/B)
The R/B output indicates the status of the device operation.
When low it indicates that a program erase or randomread
operation is in process and returns to high state upon comple-
tion. It is an open drain output and does not float to High-Z condi-
tion when the chip is deselected or when outputs are disabled.
22
Read Enable
(RE)
The RE inputs is the serial data-out control, and when active
drives the data onto the I/O bus. Data is valid t
REA
after the falling
edge of RE which also increments the internal column address
counter by one.
23
NC
No Connection