參數(shù)資料
型號: 68HC705PL4
廠商: Motorola, Inc.
英文描述: 8-Bit Microcontroller Units (MCU).(8位微控制器)
中文描述: 8位微控制器單元(MCU)。(8位微控制器)
文件頁數(shù): 28/98頁
文件大小: 1019K
代理商: 68HC705PL4
GENERAL RELEASE SPECIFICATION
April 30, 1998
MOTOROLA
4-4
INTERRUPTS
MC68HC05PL4
REV 2.0
4.3
SOFTWARE INTERRUPT
The software interrupt (SWI) instruction causes a non-maskable interrupt.
4.4
EXTERNAL INTERRUPT
The LED/IRQ pin is the source that generates external interrupt. Setting the I bit in
the condition code register or clearing the IRQEN bit in the miscellaneous control/
status register disables this external interrupt.
4.4.1 LED/IRQ Pin
This pin is an open drain pin and setting the IRQEN bit in Miscellaneous Control/
Status Register (MICSR) will set this pin for external interrupt input pin.
An interrupt signal on the LED/IRQ pin latches an external interrupt request. To
help clean up slow edges, the input from the LED/IRQ pin is processed by a
Schmitt trigger gate. When the CPU completes its current instruction, it tests the
IRQ latch. If the IRQ latch is set, the CPU then tests the I bit in the condition code
register and the IRQEN bit in the MICSR. If the I bit is clear and the IRQEN bit is
set, then the CPU begins the interrupt sequence. The CPU clears the IRQ latch
while it fetches the interrupt vector, so that another external interrupt request can
be latched during the interrupt service routine. As soon as the I bit is cleared dur-
ing the return from interrupt, the CPU can recognize the new interrupt request.
Figure 4-3
shows the logic for external interrupts.
The LED/IRQ pin can be negative edge-triggered only or negative edge- and low-
level-triggered. External interrupt sensitivity is programmed with the IRQS bit.
With the edge- and level-sensitive trigger option, a falling edge or a low level on
the LED/IRQ pin latches an external interrupt request. The edge- and level-sensi-
tive trigger option allows connection to the LED/IRQ pin of multiple wired-OR
interrupt sources. As long as any source is holding the LED/IRQ low, an external
interrupt request is present, and the CPU continues to execute the interrupt ser-
vice routine.
With the edge-sensitive-only trigger option, a falling edge on the LED/IRQ pin
latches an external interrupt request. A subsequent interrupt request can be
latched only after the voltage level on the LED/IRQ pin returns to a logic one and
then falls again to logic zero.
NOTE
To use the external interrupt function to exit from WAIT or STOP, it must be
enabled prior entering either of the power saving modes.
相關(guān)PDF資料
PDF描述
68HC705PL4B 8-Bit Microcontroller Units (MCU).(8位微控制器)
68HC908JB8FS Freescale Semiconductor, Inc.
69190-405 50/100M SOT-23 CMOS RF LDO REGULATORS
6A20G CURRENT 6.0 Amperes VOLTAGE 50 to 1000 Volts
6A40G CURRENT 6.0 Amperes VOLTAGE 50 to 1000 Volts
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
68HC705PL4B 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Industry standard 8-bit M68HC05 CPU core
68HC705RC17 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Genneral Release Specification
68HC705SB7 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SPECIFICATION (General Release)
68HC705SJ7 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification
68HC705SP7 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification