- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366245 > 6595 (Allegro MicroSystems, Inc.) 8-BIT SERIAL-INPUT, DMOS POWER DRIVER PDF資料下載
參數(shù)資料
| 型號(hào)： | 6595 |
| 廠商： | Allegro MicroSystems, Inc. |
| 英文描述： | 8-BIT SERIAL-INPUT, DMOS POWER DRIVER |
| 中文描述： | 8位串行輸入，DMOS功率驅(qū)動(dòng) |
| 文件頁(yè)數(shù)： | 5/10頁(yè) |
| 文件大?。?/td> | 167K |
| 代理商： | 6595 |
6595
8-BIT SERIAL-INPUT,
DMOS POWER DRIVER
www.allegromicro.com
TIMING REQUIREMENTS and SPECIFICATIONS
(Logic Levels are V
DD
and Ground)
CLOCK
SERIAL
DATA IN
STROBE
OUTPUT
ENABLE
OUT
N
Dwg. WP-029-2
50%
SERIAL
DATA OUT
DATA
DATA
50%
50%
50%
C
A
B
D
E
LOW = ALL OUTPUTS ENABLED
p
t
DATA
50%
p
t
LOW = OUTPUT ON
HIGH = OUTPUT OFF
OUTPUT
ENABLE
OUT
N
Dwg. WP-030-2
DATA
10%
50%
PHL
t
PLH
t
HIGH = ALL OUTPUTS DISABLED
90%
f
t
r
t
A.
Data Active Time Before Clock Pulse
(Data Set-Up Time), t
su(D)
..........................................
10 ns
B.
Data Active Time After Clock Pulse
(Data Hold Time), t
h(D)
..............................................
10 ns
C.
Clock Pulse Width, t
w(CLK)
.............................................
20 ns
D.
Time Between Clock Activation
and Strobe, t
su(ST)
.......................................................
50 ns
E.
Strobe Pulse Width, t
w(ST)
..............................................
50 ns
F.
Output Enable Pulse Width, t
w(OE)
................................
4.5
μ
s
NOTE – Timing is representative of a 12.5 MHz clock.
Higher speeds are attainable.
Serial data present at the input is transferred to the shift
register on the rising edge of the CLOCK input pulse. On
succeeding CLOCK pulses, the registers shift data information
towards the SERIAL DATA OUTPUT.
Information present at any register is transferred to the
respective latch on the rising edge of the STROBE input pulse
(serial-to-parallel conversion).
When the OUTPUT ENABLE input is high, the output
source drivers are disabled (OFF). The information stored in the
latches is not affected by the OUTPUT ENABLE input. With
the OUTPUT ENABLE input low, the outputs are controlled by
the state of their respective latches.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 65C256 | 32K x 8 LOW POWER CMOS STATIC RAM |
| 65PWB31 | DOD-PD-0734 (2nd edition) |
| 6609048-4 | Power LIne Q Series |
| 6609048-5 | Power LIne Q Series |
| 6609048-7 | Power LIne Q Series |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 6-5-950 | 功能描述:TAPE ADHESIVE TRANSFER 6"X5YD RoHS:是 類別:膠帶，粘合劑 >> 帶 系列:950 標(biāo)準(zhǔn)包裝:1 系列:- 膠帶類型:標(biāo)記 - 印有“無(wú)鉛區(qū)域”字樣 膠合劑:- 背襯，載體:- 厚度:- 厚度 - 膠合劑:- 厚度 - 背膠，載體，襯墊:- 寬:1.00"（25.40mm） 長(zhǎng)度:360'（109.7m）120 碼 顏色:白色字符，綠色背景 使用:標(biāo)記 溫度范圍:- 包裝:卷 |
| 65-950 | 制造商:GC Electronics 功能描述:Cable Assembly Audio 1m RCA to RCA PL-PL |
| 659-506-9005 | 功能描述:環(huán)形MIL規(guī)格后蓋 RoHS:否 制造商:Amphenol PCD MIL 類型:MIL-DTL-38999 III, IV 系列:AS85049 產(chǎn)品類型:Environmental EMI/RFI Backshells 外殼類型:Straight 外殼大小:18 外殼材質(zhì):Aluminum Alloy |
| 659-506-9201 | 功能描述:環(huán)形MIL規(guī)格后蓋 RoHS:否 制造商:Amphenol PCD MIL 類型:MIL-DTL-38999 III, IV 系列:AS85049 產(chǎn)品類型:Environmental EMI/RFI Backshells 外殼類型:Straight 外殼大小:18 外殼材質(zhì):Aluminum Alloy |
| 659-506-9301 | 功能描述:環(huán)形MIL規(guī)格后蓋 RoHS:否 制造商:Amphenol PCD MIL 類型:MIL-DTL-38999 III, IV 系列:AS85049 產(chǎn)品類型:Environmental EMI/RFI Backshells 外殼類型:Straight 外殼大小:18 外殼材質(zhì):Aluminum Alloy |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。