- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366235 > 6277 (Allegro MicroSystems, Inc.) 8-BIT SERIAL-INPUT, CONSTANTCURRENT LATCHED LED DRIVER PDF資料下載
參數(shù)資料
| 型號： | 6277 |
| 廠商： | Allegro MicroSystems, Inc. |
| 元件分類： | LED驅動器 |
| 英文描述： | 8-BIT SERIAL-INPUT, CONSTANTCURRENT LATCHED LED DRIVER |
| 中文描述： | 8位串行輸入，CONSTANTCURRENT鎖存LED驅動 |
| 文件頁數(shù)： | 6/12頁 |
| 文件大?。?/td> | 203K |
| 代理商： | 6277 |
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000
6277
8-BIT SERIAL-INPUT,
CONSTANT-CURRENT
LATCHED LED DRIVER
6
TIMING REQUIREMENTS and SPECIFICATIONS
(Logic Levels are V
DD
and Ground)
A.
Data Active Time Before Clock Pulse
(Data Set-Up Time), t
su(D)
..........................................
60 ns
B.
Data Active Time After Clock Pulse
(Data Hold Time), t
h(D)
..............................................
20 ns
C.
Clock Pulse Width, t
w(CK)
...............................................
50 ns
D.
Time Between Clock Activation
and Latch Enable, t
su(L)
............................................
100 ns
E.
Latch Enable Pulse Width, t
w(L)
...................................
100 ns
F.
Output Enable Pulse Width, t
w(OE)
................................
4.5
μ
s
NOTE – Timing is representative of a 10 MHz clock.
Significantly higher speeds are attainable.
—
Max. Clock Transition Time, t
r
or t
f
..............................
10
μ
s
Information present at any register is transferred to the
respective latch when the LATCH ENABLE is high (serial-to-
parallel conversion). The latches will continue to accept new
data as long as the LATCH ENABLE is held high. Applica-
tions where the latches are bypassed (LATCH ENABLE tied
high) will require that the OUTPUT ENABLE input be high
during serial data entry.
When the OUTPUT ENABLE input is high, the output
source drivers are disabled (OFF). The information stored in the
latches is not affected by the OUTPUT ENABLE input. With
the OUTPUT ENABLE input low, the outputs are controlled by
the state of their respective latches.
OUTPUT
ENABLE
OUT
N
Dwg. WP-030-1
DATA
10%
50%
dis(BQ)
t
F
en(BQ)
t
HIGH = ALL OUTPUTS DISABLED (BLANKED)
f
t
r
t
90%
CLOCK
SERIAL
DATA IN
LATCH
ENABLE
OUTPUT
ENABLE
OUT
N
Dwg. WP-029-3
50%
SERIAL
DATA OUT.
1
DATA
DATA
50%
50%
50%
C
A
B
D
E
LOW = ALL OUTPUTS ENABLED
p
t
DATA
50%
p
t
LOW = OUTPUT ON
HIGH = OUTPUT OFF
SERIAL
DATA OUT.
2
DATA
50%
p
t
相關PDF資料 |
PDF描述 |
|---|---|
| 62LV12816 | 128K x 16 CMOS STATIC RAM |
| 62WV12816EC | Very Low Power/Voltage CMOS SRAM 128k X 16 bit |
| 62WV12816EI | Very Low Power/Voltage CMOS SRAM 128k X 16 bit |
| 630MMG153JH7TC | METALLIZED POLYESTER FILM CAPACITORS |
| 630MMG103JE7TC | METALLIZED POLYESTER FILM CAPACITORS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 627-70 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| 62770-001 | 功能描述:高速/模塊連接器 62770-001-METRAL HS 5ROW KIT(1) RoHS:否 制造商:Molex 系列:iPass 產(chǎn)品類型: 排數(shù): 列數(shù): 位置/觸點數(shù)量:38 安裝角:Right 節(jié)距:0.8 mm 安裝風格:Plug 端接類型:SMD/SMT 外殼材料:Thermoplastic 觸點材料:High Performance Alloy (HPA) 觸點電鍍:Gold |
| 62770-002 | 功能描述:高速/模塊連接器 62770-002-METRAL HS 5ROW KIT(2) RoHS:否 制造商:Molex 系列:iPass 產(chǎn)品類型: 排數(shù): 列數(shù): 位置/觸點數(shù)量:38 安裝角:Right 節(jié)距:0.8 mm 安裝風格:Plug 端接類型:SMD/SMT 外殼材料:Thermoplastic 觸點材料:High Performance Alloy (HPA) 觸點電鍍:Gold |
| 62770-003 | 功能描述:高速/模塊連接器 62770-003-METRAL HS 8ROW KIT(3) RoHS:否 制造商:Molex 系列:iPass 產(chǎn)品類型: 排數(shù): 列數(shù): 位置/觸點數(shù)量:38 安裝角:Right 節(jié)距:0.8 mm 安裝風格:Plug 端接類型:SMD/SMT 外殼材料:Thermoplastic 觸點材料:High Performance Alloy (HPA) 觸點電鍍:Gold |
| 62770-004 | 功能描述:高速/模塊連接器 62770-004-METRAL HS 8ROW KIT(4) RoHS:否 制造商:Molex 系列:iPass 產(chǎn)品類型: 排數(shù): 列數(shù): 位置/觸點數(shù)量:38 安裝角:Right 節(jié)距:0.8 mm 安裝風格:Plug 端接類型:SMD/SMT 外殼材料:Thermoplastic 觸點材料:High Performance Alloy (HPA) 觸點電鍍:Gold |
發(fā)布緊急采購，3分鐘左右您將得到回復。