
Figure 3-5: Reset Sequence Timing Diagram for Transmitter using the User-Coded Reset Controller
during Device Power-Up
pll_locked
tx_cal_busy
tx_digitalreset
tx_analogreset
pll_powerdown
mgmt_rst_reset
t
tx_digitalreset min 20 ns
t
pll_lock max 10 μs
1
2
3
4
1
Table 3-3: Guidelines for Resetting the PLL, TX PMA, and TX PCS
You Must Reset
To Reset
pll_powerdown
tx_analogreset
tx_digitalreset
PLL
tx_analogreset
tx_digitalreset
TX PMA
tx_digitalreset
TX PCS
Resetting the Transmitter with the User-Coded Reset Controller during Device Operation
Follow this reset sequence if you want to reset the PLL, or analog or digital blocks of the transmitter at any
point during device operation. This might be necessary for re-establishing a link or after certain dynamic
reconfigurations.
The numbers in the following figure correspond to the following numbered list, which guides you through
the transmitter reset sequence during device operation.
1. To reset the transmitter:
Assert pll_powerdown, tx_analogreset and tx_digitalreset. tx_digitalreset
must be asserted every time pll_powerdown and tx_analogreset are asserted to reset the
PCS blocks.
Hold pll_powerdown asserted for a minimum duration of tpll_powerdown.
Deassert tx_analogreset at the same time or after pll_powerdown is deasserted.
2. After the transmitter PLL locks, the pll_locked status is asserted after tpll_lock. While the TX PLL
locks, the pll_locked status signal may toggle. It is asserted after tpll_lock.
Transceiver Reset Control in Cyclone V Devices
Altera Corporation
CV-53003
Resetting the Transmitter with the User-Coded Reset Controller during Device Operation
3-8
2013.05.06