- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360280 > 5962R9858302VXXA (Aeroflex Inc.) iButton Probe PDF資料下載
參數(shù)資料
| 型號(hào)： | 5962R9858302VXXA |
| 廠商： | Aeroflex Inc. |
| 英文描述： | iButton Probe |
| 中文描述： | 20MHz的16位微控制器 |
| 文件頁數(shù)： | 19/43頁 |
| 文件大?。?/td> | 186K |
| 代理商： | 5962R9858302VXXA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
19
34
TDO
HSO.2
---
High Speed Output Module, output pin 2. The HSO.2 pin is a
dedicated output for the HSO module.
35
TDO
HSO.3
---
High Speed Output Module, output pin 3. The HSO.3 pin is a
dedicated output for the HSO module.
36
GND
V
SS
---
Digital circuit ground (0V). There are 4 V
SS
pins, all of which
must be connected and one additional recommended V
SS
con-
nection.
37
TI
EDACEN
Low
EDAC Enable. Asserting the EDACEN signal activates the
error detection and correction engine. This causes the
UT80CRH196KD to include ECB(5:0) as the EDAC check bit
pins in all external memory cycles.
38
TUQ
P2.7
---
Port 2 Pin 7. A quasi-bidirectional port pin that is read and writ-
ten at location 10h of HWindow 0.
TUQ
T2CAPTURE
High
Timer 2 Capture. A rising edge on this pin loads the value of
Timer 2 into the T2CAPTURE register, and generates a Timer 2
Capture interrupt (INT11, 2036h). Assert the T2CAPTURE sig-
nal for at least 2 state times to guarantee acknowledgment by the
interrupt controller. Using INT_Mask1.3 controls whether or not
a rising edge causes an interrupt.
39
TDO
P2.5
---
Port 2 Pin 5. An output only port pin that is written at location
10h of HWindow 0.
Setting IOC1.0 = 0 enables the P2.5 function of pin 39.
TDO
PWM0
---
Pulse Width Modulator (PWM) Output 0. The output signal
will be a waveform whose duty cycle is programmed by the
PWM0_CONTROL register, and the frequency is selected by
IOC2.2.
Setting IOC1.0 = 1 enables the PWM0 function of pin 39.
40
2
TUO
WR
Low
Write. The WR signal indicates that an external write is occur-
ring. Activation of this signal only occurs during external mem-
ory writes.
Setting CCR.2 = 1 enables the WR function of pin 40.
TUO
WRL
Low
Write Low. The WRL signal is activated when writing the low
byte of a 16-bit wide word, and is always asserted for 8-bit wide
memory writes.
Setting CCR.2 = 0 enables the WRL function of pin 40.
Table 10: 68-lead Flat Pack Pin Descriptions
QFP Pin#
I/O
Name
Active
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962R9858302VXXC | iButton Probe |
| 5962R9951703QXA | 5-Pin µP Supervisory Circuits with Watchdog and Manual Reset |
| 5962P9859001MUA | Positive High-Voltage, Hot-Swap Controllers |
| 5962P9951701QXA | Negative Adjustable Voltage Regulator |
| 5962P9951701VXA | Positive High-Voltage, Hot-Swap Controllers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962R9863601VGA | 制造商:Analog Devices 功能描述: |
| 5962R9863602VGA | 制造商:Analog Devices 功能描述:OP AMP, JFET-INPUT - Rail/Tube |
| 5962R9863701VGA | 制造商:Analog Devices 功能描述:- Rail/Tube |
| 5962R9863701VHA | 制造商:Analog Devices 功能描述:AEROSPACE LOW INPUT CURRENT OPERATIONAL AMPLIFIER - Rail/Tube |
| 5962R9863701VPA | 制造商:Analog Devices 功能描述:OP AMP, GENERAL PURPOSE - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。