參數(shù)資料
型號(hào): 552AE000234BG
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 64.152 MHz, LVPECL OUTPUT
封裝: ROHS COMPLIANT, SMD, 6 PIN
文件頁(yè)數(shù): 34/80頁(yè)
文件大?。?/td> 3734K
代理商: 552AE000234BG
Si552
4
Rev. 0.5
Table 5. CLK± Output Phase Jitter
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Phase Jitter (RMS)1,2,3
for FOUT > 500 MHz
φ
J
Kv = 45 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.35
0.38
ps
Kv = 90 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.43
0.41
Kv = 135 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.52
0.46
Kv = 180 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.64
0.52
Phase Jitter (RMS)1,2,3
for FOUT of 125 to 500 MHz
φ
J
Kv = 45 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.42
0.58
ps
Kv = 90 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.48
0.60
Kv = 135 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.57
0.64
Kv = 180 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.67
0.68
Notes:
1. Differential Modes: LVPECL/LVDS/CML. Refer to AN255, AN256, and AN266 for further information.
2. For best jitter and phase noise performance, always choose the smallest KV that meets the application’s minimum APR
requirements. See “AN266: VCXO Tuning Slope (KV), Stability, and Absolute Pull Range (APR)” for more information.
3. See “AN255: Replacing 622 MHz VCSO devices with the Si550 VCXO” for comparison highlighting power supply
rejection (PSR) advantage of Si55x versus SAW-based solutions.
Table 6. CLK± Output Period Jitter
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Period Jitter*
for FOUT < 160 MHz
JPER
RMS
2
ps
Peak-to-Peak
14
*Note: Any output mode, including CMOS, LVPECL, LVDS, CML. N = 1000 cycles. Refer to AN279 for further information.
相關(guān)PDF資料
PDF描述
550NE210M000BGR VCXO, CLOCK, 210 MHz, LVDS OUTPUT
552AF000105BG VCXO, CLOCK, 161.13281 MHz, LVPECL OUTPUT
552BE000205BGR VCXO, CLOCK, 155.52 MHz, LVDS OUTPUT
550AC000134DGR VCXO, CLOCK, 693.482991 MHz, LVPECL OUTPUT
550AD307M020BGR VCXO, CLOCK, 307.02 MHz, LVPECL OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
552AE000269DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 512MHZ/640MHZ VCXO LVPECL 6PIN - Trays
552AE000269DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 512MHZ/640MHZ VCXO LVPECL 6PIN - Tape and Reel
552AE000299DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 669.3265MHZ/670.8386MHZ VCXO LVPECL 6PIN - Trays
552AE000299DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 669.3265MHZ/670.8386MHZ VCXO LVPECL 6PIN - Tape and Reel
552AE000394DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays