- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄248867 > 552AE000206DG (SILICON LABORATORIES) VCXO, CLOCK, LVPECL OUTPUT PDF資料下載
參數(shù)資料
| 型號(hào)： | 552AE000206DG |
| 廠商： | SILICON LABORATORIES |
| 元件分類(lèi)： | XO, clock |
| 英文描述： | VCXO, CLOCK, LVPECL OUTPUT |
| 封裝： | ROHS COMPLIANT PACKAGE-6 |
| 文件頁(yè)數(shù)： | 1/14頁(yè) |
| 文件大小： | 236K |
| 代理商： | 552AE000206DG |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
Rev. 0.6 6/07
Copyright 2007 by Silicon Laboratories
Si552
DUAL FREQUENCY VOLTAGE-CONTROLLED CRYSTAL
OSCILLATOR (VCXO) 10 MHZ TO 1.4 GHZ
Features
Applications
Description
The Si552 dual-frequency VCXO utilizes Silicon Laboratories’ advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and selected frequencies to 1400 MHz. Unlike traditional VCXOs, where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC-based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low-jitter clocks in noisy environments typically found in communication
systems. The Si552 IC-based VCXO is factory-configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating the long lead
times associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
selected frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
VDD
CLK+
CLK-
VC
GND
FS
ADC
Ordering Information:
See page 8.
Pin Assignments:
See page 7.
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
FS
VDD
CLK+
CLK–
Si552
REVISION D
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 552AF000207DG | VCXO, CLOCK, LVPECL OUTPUT |
| 552FC000260DG | VCXO, CLOCK, LVDS OUTPUT |
| 5G62E-80T-FREQ | VCXO, CLOCK, 0.625 MHz - 50 MHz, HCMOS/TTL OUTPUT |
| 5G14A-80M-1.000 | VCXO, CLOCK, 1 MHz, CMOS/TTL OUTPUT |
| 5G536C-80N-27.000 | VCXO, CLOCK, 27 MHz, CMOS/TTL OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 552AE000269DG | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 512MHZ/640MHZ VCXO LVPECL 6PIN - Trays |
| 552AE000269DGR | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 512MHZ/640MHZ VCXO LVPECL 6PIN - Tape and Reel |
| 552AE000299DG | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 669.3265MHZ/670.8386MHZ VCXO LVPECL 6PIN - Trays |
| 552AE000299DGR | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 669.3265MHZ/670.8386MHZ VCXO LVPECL 6PIN - Tape and Reel |
| 552AE000394DG | 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。