- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄34469 > 552AB000107BGR (SILICON LABORATORIES) VCXO, CLOCK, 669.32658 MHz, LVPECL OUTPUT PDF資料下載
參數(shù)資料
| 型號(hào)： | 552AB000107BGR |
| 廠商： | SILICON LABORATORIES |
| 元件分類(lèi)： | VCXO, clock |
| 英文描述： | VCXO, CLOCK, 669.32658 MHz, LVPECL OUTPUT |
| 封裝： | ROHS COMPLIANT, SMD, 6 PIN |
| 文件頁(yè)數(shù)： | 12/80頁(yè) |
| 文件大小： | 3734K |
| 代理商： | 552AB000107BGR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)
Si552
2
Rev. 0.5
1. Electrical Specifications
Table 1. Recommended Operating Conditions
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Supply Voltage1
VDD
3.3 V option
2.97
3.3
3.63
V
2.5 V option
2.25
2.5
2.75
1.8 V option
1.71
1.8
1.89
Supply Current
IDD
Output enabled
LVPECL
CML
LVDS
CMOS
—
120
108
99
90
130
117
108
98
mA
TriState mode
—
60
70
Frequency Select (FS)2
VIH
0.75 x VDD
——
V
VIL
——
0.5
Operating Temperature Range3
TA
–40
—
85
C
Notes:
1. Selectable parameter specified by part number. See Section 3. "Ordering Information" on page 7 for further details.
2. FS pin includes a 17 k
pullup resistor to VDD.
3. If the device is powered up below –20 C and the ambient temperature rises by approximately 105 C during normal
operation, the device will perform a one-time recalibration. The output is squelched for approximately 2–3 ms during
this recalibration.
Table 2. VC Control Voltage Input
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Control Voltage Tuning Slope1,2,3
KV
10 to 90% of VDD
—45
90
135
180
—
ppm/V
Control Voltage Linearity4
LVC
BSL
–5
±1
+5
%
Incremental
–10
±5
+10
Modulation Bandwidth
BW
9.3
10.0
10.7
kHz
VC Input Impedance
ZVC
500
—
k
Nominal Control Voltage
VCNOM
@ fO
—3/8 x VDD
—V
Control Voltage Tuning Range
VC
0VDD
V
Notes:
1. Positive slope; selectable option by part number. See Section 3. "Ordering Information" on page 7.
2. For best jitter and phase noise performance, always choose the smallest KV that meets the application’s minimum APR
requirements. See “AN266: VCXO Tuning Slope (KV), Stability, and Absolute Pull Range (APR)” for more information.
3. KV variation is ±28% of typical values.
4. BSL determined from deviation from best straight line fit with VC ranging from 10 to 90% of VDD. Incremental slope
determined with VC ranging from 10 to 90% of VDD.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 552AE000274BG | VCXO, CLOCK, 400 MHz, LVPECL OUTPUT |
| 552AF000112BGR | VCXO, CLOCK, 644.53125 MHz, LVPECL OUTPUT |
| 552BC000131BG | VCXO, CLOCK, 74.25 MHz, LVDS OUTPUT |
| 552BE000170BGR | VCXO, CLOCK, 445.5 MHz, LVDS OUTPUT |
| 552AD000124BG | VCXO, CLOCK, 212.5 MHz, LVPECL OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 552AB000108DG | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 644.53125MHZ/693.48299MHZ VCXO LVPECL 6PIN - Trays |
| 552AB000108DGR | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 644.53125MHZ/693.48299MHZ VCXO LVPECL 6PIN - Tape and Reel |
| 552AB000191DG | 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 622.08MHZ/672.16271MHZ VCXO LVPECL 6-P - Trays |
| 552AB000191DGR | 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 622.08MHZ/672.16271MHZ VCXO LVPECL 6-P - Tape and Reel |
| 552AB000260DG | 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 148.35165MHZ/148.5MHZ VCXO LVPECL 6-PI - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。