2005-8 Peregrine Semiconductor Corp. All rights reserved. Document No. 70-0053-05 │ UltraCMOS RFIC S" />
參數(shù)資料
型號: 3341-56
廠商: Peregrine Semiconductor
文件頁數(shù): 2/16頁
文件大?。?/td> 0K
描述: IC PLL INTEGER-N 3GHZ 20QFN
標(biāo)準(zhǔn)包裝: 6,000
系列: UltraCMOS™
類型: 時鐘緩沖器/驅(qū)動器,多路復(fù)用器
PLL:
主要目的: SONET/SDH,RF 儀表系統(tǒng),無線基站
輸入: 時鐘
輸出: 時鐘
電路數(shù): 1
比率 - 輸入:輸出: 1:1
差分 - 輸入:輸出: 是/無
頻率 - 最大: 3GHz
電源電壓: 2.85 V ~ 3.15 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 20-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 20-QFN(4x4)
包裝: 帶卷 (TR)
Product Specification
PE3341
Page 10 of 17
2005-8 Peregrine Semiconductor Corp. All rights reserved.
Document No. 70-0053-05
│ UltraCMOS RFIC Solutions
EEPROM Programming
Frequency control data that is present in the EE
Register can be written to the non-volatile
EEPROM. All 20 bits are written simultaneously
in a parallel operation. The EEPROM is
guaranteed for at least 100 erase/write cycles.
Erase Cycle
The EEPROM should be taken through an erase
cycle before writing data, since the write operation
performs a logical AND of the EEPROM’s current
contents with the data in the EE Register. Erasing
the EEPROM is accomplished by holding the
S_WR, EESel, and EELoad inputs HIGH, then
applying one ERASE programming voltage pulse
to the VPP input (see Table 13). The voltage
source for this operation must be capable of
supplying the EEPROM erase cycle current
(IPP_ERASE, Table 5). The timing diagram is
shown in Figure 5.
Write Cycle
Using the Serial Data Port, the EE Register is first
loaded with the desired data. The EEPROM is
then programmed with this data by taking the
S_WR input HIGH and EESel input LOW, then
applying one WRITE programming voltage pulse
to the VPP input. The voltage source for this
operation must be capable of supplying the
EEPROM write cycle current (IPP_WRITE, Table
5). The timing diagram of this operation is shown
in Figure 6. Programming is completed by taking
the EELoad input LOW.
Note that it is possible to erroneously overwrite
the EE Register with the EEPROM contents
before the write cycle begins by unneeded
manipulation of the EELoad bit (see Table 10).
Table 14. EEPROM Programming
Figure 5. EEPROM Erase Timing Diagram
S_WR
EESel
EELoad
VPP
Function
1
25ms @
8.5V
Erase cycle
1
0
1
25ms @ +12.5V
Write cycle
Figure 6. EEPROM Write Timing Diagram
t
EEPW
EELoad
S_WR
EESel
V
PP_ERASE
0V
t
EESU
t
EESU
-
85V
t
VPP
t
VPP
t
EEPW
S_WR
V
PP_WRITE
0V
EESel
t
EESU
t
EESU
12.5V
0V
3V
EELoad
t
VPP
t
VPP
Obsolete
Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
相關(guān)PDF資料
PDF描述
3342-56 IC PLL INTEGER-N 3GHZ 20QFN
534AB000359DG IC CLK XO QUAD FREQUENCY 8SMD
5P49EE502NDGI IC CLOCK GENERATOR 20QFN
5P49EE802NDGI IC CLOCK GENERATOR 28QFN
73M1903-IVTR/F IC MODEM AFE V.22BIS 20-TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
334-15AUTC/H2/X10/F45309EVB 制造商:Everlight Electronics Co 功能描述:
334-15-T1C1-1VXA 制造商:EVERLIGHT 制造商全稱:Everlight Electronics Co., Ltd 功能描述:Popular T-1 3/4 round package
334-15-T1C1-1VXA_11 制造商:EVERLIGHT 制造商全稱:Everlight Electronics Co., Ltd 功能描述:Popular T-1 3/4 round package.
334-15-T1C1-4VXC 制造商:EVERLIGHT 制造商全稱:Everlight Electronics Co., Ltd 功能描述:Popular T-1 3/4 round package
334-15-T1C1-4VXC_11 制造商:EVERLIGHT 制造商全稱:Everlight Electronics Co., Ltd 功能描述:Popular T-1 3/4 round package.