參數(shù)資料
型號： 28F002BX-B
英文描述： 28F002BX-B - 2-MBIT (128K x 16. 256K x 8) BOOT BLOCK FLASH MEMORY FAMILY
中文描述： 28F002BX - B組- 2兆位（128K的× 16。256K × 8）啟動塊閃存系列
文件頁數(shù)： 8/44頁
文件大?。?/td> 496K
代理商： 28F002BX-B
28F400BL-T/B, 28F004BL-T/B
1.5 Pin Descriptions for x8/x16 28F400BL
Symbol
Type
Name and Function
A
0
–A
17
I
ADDRESS INPUTS
for memory addresses. Addresses are internally latched
during a write cycle.
A
9
I
ADDRESS INPUT:
When A
9
is at 12V the signature mode is accessed. During this
mode A
0
decodes between the manufacturer and device ID’s. When BYTE
Y
is at
a logic low only the lower byte of the signatures are read. DQ
15
/A
b
1
is a don’t
care in the signature mode when BYTE
Y
is low.
DQ
0
–DQ
7
I/O
DATA INPUTS/OUTPUTS:
Inputs array data on the second CE
Y
and WE
Y
cycle
during a program command. Inputs commands to the command user interface
when CE
Y
and WE
Y
are active. Data is internally latched during the write and
program cycles. Outputs array, Intelligent Identifier and status register data. The
data pins float to tri-state when the chip is deselected or the outputs are disabled.
DQ
8
–DQ
15
I/O
DATA INPUT/OUTPUTS:
Inputs array data on the second CE
Y
and WE
Y
cycle
during a program command. Data is internally latched during the write and program
cycles. The data pins float to tri-state when the chip is deselected or the outputs
are disabled as in the byte-wide mode (BYTE
Y
e
‘‘0’’). In the byte-wide mode
DQ
15
/A
b
1
becomes the lowest order address for data output on DQ
0
–DQ
7
.
CE
Y
I
CHIP ENABLE:
Activates the device’s control logic, input buffers, decoders and
sense amplifiers. CE
Y
is active low; CE
Y
high deselects the memory device and
reduces power consumption to standby levels. If CE
Y
and RP
Y
are high, but not
at a CMOS high level, the standby current will increase due to current flow through
the CE
Y
and RP
Y
input stages.
RP
Y
I
RESET/DEEP POWER-DOWN:
Provides Three-State control. Puts the device in
deep power-down mode. Locks the boot block from program/erase.
When RP
Y
is at logic high level and equals 4.1V maximum the boot block is
locked and cannot be programmed or erased.
When RP
Y
e
11.4V minimum the boot block is unlocked and can be programmed
or erased.
When RP
Y
is at a logic low level the boot block is locked, the deep power-down
mode is enabled and the WSM is reset preventing any blocks from being
programmed or erased, therefore providing data protection during power
transitions. When RP
Y
transitions from logic low to logic high, the flash memory
enters the read-array mode.
OE
Y
I
OUTPUT ENABLE:
Gates the device’s outputs through the data buffers during a
read cycle. OE
Y
is active low.
WE
Y
I
WRITE ENABLE:
Controls writes to the Command Register and array blocks.
WE
Y
is active low. Addresses and data are latched on the rising edge of the WE
Y
pulse.
8
相關(guān)PDF資料
PDF描述
28F002BX-T IEEE 802.3af Power-Over-Ethernet Interface/PWM Controller for Power Devices
28F004B5 IEEE 802.3af Power-Over-Ethernet Interface/PWM Controller for Power Devices
28F004BL-T FireWire Current Limiter and Low-Drop ORing Switch Controller
28F004BV FireWire Current Limiter and Low-Drop ORing Switch Controller
28F004BX-B Evaluation Kit for the MAX5944
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
28F002BX-T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:28F002BX-T - 2-MBIT (128K x 16. 256K x 8) BOOT BLOCK FLASH MEMORY FAMILY
28F004B5 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SMART 5 BOOT BLOCK. FLASH MEMORY FAMILY 2. 4. 8 MBIT
28F004BE-T/B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4-MBIT (256K X 16. 512K X 8) SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY
28F004BL-B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4-MBlT (256K x 16. 512K x 8) LOW-POWER BOOT BLOCK FLASH MEMORY FAMILY
28F004BL-T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4-MBlT (256K x 16. 512K x 8) LOW-POWER BOOT BLOCK FLASH MEMORY FAMILY
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*