- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371399 > 24LCS21A (Microchip Technology Inc.) 1K 2.5V Dual Mode I 2 C Serial EEPROM PDF資料下載
參數(shù)資料
| 型號： | 24LCS21A |
| 廠商： | Microchip Technology Inc. |
| 英文描述： | 1K 2.5V Dual Mode I 2 C Serial EEPROM |
| 中文描述： | 一千2.5V的雙模式的I 2 C串行EEPROM |
| 文件頁數(shù)： | 12/16頁 |
| 文件大?。?/td> | 115K |
| 代理商： | 24LCS21A |
24LCS21A
DS21161C-page 12
Preliminary
1996 Microchip Technology Inc.
FIGURE 7-2:
RANDOM READ
FIGURE 7-3:
SEQUENTIAL READ
BUS ACTIVITY
MASTER
SDA LINE
BUS ACTIVITY
CONTROL
BYTE
WORD
ADDRESS (n)
DATA n
A
C
K
S
T
A
R
T
N
O
S
T
A
R
T
CONTROL
BYTE
A
C
K
A
C
K
S
S
P
S
T
O
P
1 0 1 0 0 0 0 0
0
0
0
0
0
1
1
1
A
C
K
A
C
K
P
BUS ACTIVITY
MASTER
SDA LINE
BUS ACTIVITY
CONTROL
BYTE
DATA n
DATA n+1
DATA n+2
DATA n+X
A
C
K
A
C
K
A
C
K
N
O
A
C
K
S
T
O
P
7.3
Sequential Read
Sequential reads are initiated in the same way as a
random read except that after the 24LCS21A transmits
the first data byte, the master issues an acknowledge
as opposed to a stop condition in a random read. This
directs the 24LCS21A to transmit the next sequentially
addressed 8-bit word (Figure 7-3).
To provide sequential reads the 24LCS21A contains an
internal address pointer which is incremented by one at
the completion of each operation. This address pointer
allows the entire memory contents to be serially read
during one operation.
7.4
Noise Protection
The 24LCS21A employs a V
CC
threshold detector cir-
cuit which disables the internal erase/write logic if the
V
CC
is below 1.5 volts at nominal conditions.
The SDA, SCL and VCLK inputs have Schmitt trigger
and filter circuits which suppress noise spikes to assure
proper device operation even on a noisy bus.
8.0
PIN DESCRIPTIONS
8.1
SDA
This pin is used to transfer addresses and data into and
out of the device, when the device is in the Bi-direc-
tional Mode. In the Transmit-Only Mode, which only
allows data to be read from the device, data is also
transferred on the SDA pin. This pin is an open drain
terminal, therefore the SDA bus requires a pullup
resistor to V
CC
(typical 10 K
for 100 kHz, 1 K
for
400 kHz).
For normal data transfer in the Bi-directional Mode,
SDA is allowed to change only during SCL low.
Changes during SCL high are reserved for indicating
the START and STOP conditions.
8.2
SCL
This pin is the clock input for the Bi-directional Mode,
and is used to synchronize data transfer to and from the
device. It is also used as the signaling input to switch
the device from the Transmit-Only Mode to the Bi-direc-
tional Mode. It must remain high for the chip to continue
operation in the Transmit-Only Mode.
相關PDF資料 |
PDF描述 |
|---|---|
| 24LCS21 | 1K 2.5V Dual Mode I 2 C Serial EEPROM |
| 24LCS41A | 1K/4K 2.5V Dual Mode, Dual Port IIC Serial EEPROM(1K/4K位,2.5V雙模式,雙端口IIC串行EEPROM) |
| 24LCS41 | 1K/4K 2.5V Dual Mode, Dual Port IIC Serial EEPROM(1K/4K位,2.5V雙模式,雙端口IIC串行EEPROM) |
| 24LCS52 | Connectors |
| 24LC52-IP | 2K 2.5V I 2 C Serial EEPROM with Software Write Protect |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 24LCS21A/P | 功能描述:電可擦除可編程只讀存儲器 2.5V Dual Mode RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| 24LCS21A/S | 制造商:Microchip Technology Inc 功能描述:1K 2.5V DUAL MODE SERIAL EEPRO - Gel-pak, waffle pack, wafer, diced wafer on film |
| 24LCS21A/SN | 功能描述:電可擦除可編程只讀存儲器 2.5V Dual Mode RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| 24LCS21A/W | 制造商:Microchip Technology Inc 功能描述:1K 2.5V DUAL MODE SERIAL EEPROM WAFER - Gel-pak, waffle pack, wafer, diced wafer on film |
| 24LCS21A/WF | 制造商:Microchip Technology Inc 功能描述:1K 2.5V DUAL MODE SERIAL EEPRO - Gel-pak, waffle pack, wafer, diced wafer on film |
發(fā)布緊急采購，3分鐘左右您將得到回復。