- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371367 > 21054E (Microchip Technology Inc.) The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each PDF資料下載
參數(shù)資料
| 型號： | 21054E |
| 廠商： | Microchip Technology Inc. |
| 元件分類： | EEPROM |
| 英文描述： | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 中文描述： | 該CAT24FC02是一個(gè)2 KB的EEPROM的國內(nèi)256個(gè)8位每字舉辦的串行CMOS |
| 文件頁數(shù)： | 4/12頁 |
| 文件大?。?/td> | 76K |
| 代理商： | 21054E |
24AA16
DS21054E-page 4
1996 Microchip Technology Inc.
2.0
FUNCTIONAL DESCRIPTION
The 24AA16 supports a Bi-directional 2-wire bus and
data transmission protocol. A device that sends data
onto the bus is defined as transmitter, and a device
receiving data as receiver. The bus has to be controlled
by a master device which generates the serial clock
(SCL), controls the bus access, and generates the
START and STOP conditions, while the 24AA16 works
as slave. Both, master and slave can operate as trans-
mitter or receiver but the master device determines
which mode is activated.
3.0
BUS CHARACTERISTICS
The following
bus protocol
has been defined:
Data transfer may be initiated only when the bus is
not busy.
During data transfer, the data line must remain
stable whenever the clock line is HIGH. Changes
in the data line while the clock line is HIGH will be
interpreted as a START or STOP condition.
Accordingly, the following bus conditions have been
defined (Figure 3-1).
3.1
Bus not Busy (A)
Both data and clock lines remain HIGH.
3.2
Start Data Transfer (B)
A HIGH to LOW transition of the SDA line while the
clock (SCL) is HIGH determines a START condition. All
commands must be preceded by a START condition.
3.3
Stop Data Transfer (C)
A LOW to HIGH transition of the SDA line while the
clock (SCL) is HIGH determines a STOP condition. All
operations must be ended with a STOP condition.
3.4
Data Valid (D)
The state of the data line represents valid data when,
after a START condition, the data line is stable for the
duration of the HIGH period of the clock signal.
The data on the line must be changed during the LOW
period of the clock signal. There is one clock pulse per
bit of data.
Each data transfer is initiated with a START condition
and terminated with a STOP condition. The number of
the data bytes transferred between the START and
STOP conditions is determined by the master device
and is theoretically unlimited, although only the last 16
will be stored when doing a write operation. When an
overwrite does occur it will replace data in a first in first
out fashion.
3.5
Acknowledge
Each receiving device, when addressed, is obliged to
generate an acknowledge after the reception of each
byte. The master device must generate an extra clock
pulse which is associated with this acknowledge bit.
The device that acknowledges, has to pull down the
SDA line during the acknowledge clock pulse in such a
way that the SDA line is stable LOW during the HIGH
period of the acknowledge related clock pulse. Of
course, setup and hold times must be taken into
account. A master must signal an end of data to the
slave by not generating an acknowledge bit on the last
byte that has been clocked out of the slave. In this
case, the slave must leave the data line HIGH to enable
the master to generate the STOP condition.
Note:
The 24AA16 does not generate any
acknowledge bits if an internal program-
ming cycle is in progress.
FIGURE 3-1:
DATA TRANSFER SEQUENCE ON THE SERIAL BUS
(A)
(B)
(D)
(D)
(A)
(C)
START
CONDITION
ADDRESS OR
ACKNOWLEDGE
VALID
DATA
ALLOWED
TO CHANGE
STOP
CONDITION
SCL
SDA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 21084 | AMD-K6 Processor Bios Design Application Note AMD-K6 Processor I/O Model Application Note |
| 21085 | AMD-K6 Processor I/O Model Application Note AMD-K6 Processor Thermal Solution Design Application Note |
| 21086 | SYSCALL and SYSRET Instruction Specification? 341KB (PDF) |
| 2108I | ALARMMODUL |
| 210A200 | Synchro/Resolver Reference Oscillator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 21055-4 | 制造商:TE Connectivity 功能描述: 制造商:TE Connectivity 功能描述:WASHER,FLAT,REGULAR SERIES - Bulk 制造商:TE CONNECTIVITY 功能描述: |
| 21055-48 | 制造商:American Power Conversion Corp (APC by Schneider Electric) 功能描述:PATCH PANEL, CAT 5 ENHANCED, 48 PORT, RJ45 TO 110, 568 A AND B COLOR CODED, 45 DEGREE ANGLED RJ45 |
| 21055-5 | 制造商:TE Connectivity 功能描述:WASHER,FLAT,REGULAR SERIES |
| 2105-555-REV-B | 制造商:MOLEX 功能描述: |
| 21055-6 | 制造商:TE Connectivity 功能描述: 制造商:TE Connectivity 功能描述:WASHER,FLAT,REGULAR SERIES - Bulk 制造商:TE CONNECTIVITY 功能描述:WASHER,FLAT,REGULAR SERIES |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。