- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371360 > 2032E (Lattice Semiconductor Corporation) In-System Programmable SuperFAST⑩ High Density PLD PDF資料下載
參數(shù)資料
| 型號： | 2032E |
| 廠商： | Lattice Semiconductor Corporation |
| 英文描述： | In-System Programmable SuperFAST⑩ High Density PLD |
| 中文描述： | 在系統(tǒng)可編程超快⑩高密度可編程邏輯器件 |
| 文件頁數(shù)： | 7/14頁 |
| 文件大?。?/td> | 173K |
| 代理商： | 2032E |
Specifications
ispLSI 2032E
7
U-ES
Over Recommended Operating Conditions
Internal Timing Parameters
1
t
io
t
din
GRP
1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR adjacent path can only be used by hard macros.
Table 2-0036A/2032E
Inputs
UNITS
-200
MIN.
-180
MIN.
MAX.
MAX.
DESCRIPTION
#
2
PARAMETER
20 Input Buffer Delay
21 Dedicated Input Delay
–
–
–
–
0.6
1.3
ns
ns
t
grp
GLB
t
4ptbpc
t
4ptbpr
22 GRP Delay
–
–
0.7
ns
t
1ptxor
t
20ptxor
t
xoradj
t
gbp
t
gsu
t
gh
t
gco
t
gro
t
ptre
t
ptoe
t
ptck
ORP
t
orp
t
orpbp
Outputs
25 1 Product Term/XOR Path Delay
26 20 Product Term/XOR Path Delay
27 XOR Adjacent Path Delay
28 GLB Register Bypass Delay
–
–
–
–
–
–
–
–
3.8
3.8
3.8
0.0
ns
ns
ns
ns
29 GLB Register Setup Time before Clock
30 GLB Register Hold Time after Clock
–
–
0.3
2.7
–
–
ns
ns
31 GLB Register Clock to Output Delay
–
–
0.7
ns
3
32 GLB Register Reset to Output Delay
33 GLB Product Term Reset to Register Delay
34 GLB Product Term Output Enable to I/O Cell Delay
35 GLB Product Term Clock Delay
–
–
–
–
–
–
1.1
2.9
5.9
3.7
ns
ns
ns
ns
1.5
t
ob
t
sl
t
oen
t
odis
t
goe
Clocks
38 Output Buffer Delay
39 Output Slew Limited Delay Adder
–
–
–
–
1.3
1.5
ns
ns
0.4
1.3
0.7
23 4 Product Term Bypass Path Delay (Combinatorial)
24 4 Product Term Bypass Path Delay (Registered)
–
–
–
1.8
2.8
ns
ns
2.8
2.8
2.8
0.0
1.8
0.8
1.7
0.7
2.9
2.5
4.4
3.2
0.7
36 ORP Delay
37 ORP Bypass Delay
–
–
–
–
1.1
0.6
ns
ns
1.0
0.0
0.6
1.5
40 I/O Cell OE to Output Enabled
41 I/O Cell OE to Output Disabled
42 Global Output Enable
–
–
–
–
–
2.8
2.8
2.2
ns
ns
ns
1.5
1.5
t
gy0
t
gy1/2
Global Reset
43 Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)
44 Clock Delay, Y1 or Y2 to Global GLB Clock Line
1.2
1.4
1.4
1.6
1.4
1.6
ns
ns
1.2
1.4
t
gr
45 Global Reset to GLB
–
–
3.5
ns
2.7
-225
MIN. MAX.
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
0.6
1.3
0.7
–
–
2.2
2.2
2.2
0.0
1.2
1.2
0.8
1.7
0.7
1.3
2.5
4.2
2.8
0.3
–
–
1.0
0.0
1.0
1.5
–
–
–
1.5
1.5
2.0
0.8
1.0
0.8
1.0
–
2.7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 2032VE | 3.3V In-System Programmable High Density SuperFAST⑩ PLD |
| 2032VL | 2.5V In-System Programmable SuperFAST⑩ High Density PLD |
| 203CMQ080 | SCHOTTKY RECTIFIER |
| 203CMQ100 | SCHOTTKY RECTIFIER |
| 203CNQ080R | SCHOTTKY RECTIFIER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 2032G3 | 功能描述:重負(fù)荷電源連接器 SAF-D-GRID PLUG 3M SINGLE END 18 AWG RoHS:否 制造商:Hirose Connector 系列:PS2 產(chǎn)品類型:Connectors 位置/觸點(diǎn)數(shù)量: 端接類型:Crimp 觸點(diǎn)材料: 觸點(diǎn)電鍍:Gold 電壓額定值: 電流額定值:300 A 附件類型: |
| 2032G3-BK | 功能描述:重負(fù)荷電源連接器 SAF-D-GRID PLUG 3M SINGLE END 18 AWG RoHS:否 制造商:Hirose Connector 系列:PS2 產(chǎn)品類型:Connectors 位置/觸點(diǎn)數(shù)量: 端接類型:Crimp 觸點(diǎn)材料: 觸點(diǎn)電鍍:Gold 電壓額定值: 電流額定值:300 A 附件類型: |
| 2032G6 | 功能描述:重負(fù)荷電源連接器 SAF-D-GRID PLUG 6M SINGLE END 18 AWG RoHS:否 制造商:Hirose Connector 系列:PS2 產(chǎn)品類型:Connectors 位置/觸點(diǎn)數(shù)量: 端接類型:Crimp 觸點(diǎn)材料: 觸點(diǎn)電鍍:Gold 電壓額定值: 電流額定值:300 A 附件類型: |
| 2032G6-BK | 功能描述:重負(fù)荷電源連接器 SAF-D-GRID PLUG 6M SINGLE END 18 AWG RoHS:否 制造商:Hirose Connector 系列:PS2 產(chǎn)品類型:Connectors 位置/觸點(diǎn)數(shù)量: 端接類型:Crimp 觸點(diǎn)材料: 觸點(diǎn)電鍍:Gold 電壓額定值: 電流額定值:300 A 附件類型: |
| 2032H | 制造商:MONUMENT 功能描述:SPANNER COMPRESSION FITTING |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。