
28
LIST OF FIGURES (6/8)
Figure No.
Title
Page
18-5
18-6
18-7
18-8
18-9
18-10
Automatic Data Transmit/Receive Interval Specify Register Format ................................................
3-Wire Serial I/O Mode Timings ........................................................................................................
Circuit of Switching in Transfer Bit Order ..........................................................................................
Basic Transmission/Reception Mode Operation Timings .................................................................
Basic Transmission/Reception Mode Flowchart ...............................................................................
Internal Buffer RAM Operation in 6-Byte Transmission/Reception (in Basic Transmit/Receive
Mode)................................................................................................................................................
Basic Transmission Mode Operation Timings...................................................................................
Basic Transmission Mode Flowchart ................................................................................................
Internal Buffer RAM Operation in 6-Byte Transmission (in Basic Transmit Mode) ...........................
Repeat Transmission Mode Operation Timing..................................................................................
Repeat Transmission Mode Flowchart .............................................................................................
Internal Buffer RAM Operation in 6-Byte Transmission (in Repeat Transmit Mode).........................
Automatic Transmission/Reception Suspension and Restart ...........................................................
System Configuration When the Busy Control Option Is Used.........................................................
Operation Timings When Using Busy Control Option (BUSY0 = 0)..................................................
Busy Signal and Wait Cancel (When BUSY0 = 0) ............................................................................
Operation Timings When Using Busy & Strobe Control Option (BUSY0 = 0)...................................
Operation Timing of the Bit Slippage Detection Function Through the Busy Signal
(When BUSY0 = 1) ...........................................................................................................................
Automatic Transmit/Receive Interval Time .......................................................................................
Operation Timing with Automatic Data Transmit/Receive Function Performed by Internal Clock ....
395
401
402
411
412
413
415
416
417
419
420
421
423
424
425
426
427
18-11
18-12
18-13
18-14
18-15
18-16
18-17
18-18
18-19
18-20
18-21
18-22
428
429
430
18-23
18-24
19-1
19-2
19-3
19-4
19-5
19-6
19-7
19-8
19-9
19-10
19-11
Serial Interface Channel 2 Block Diagram ........................................................................................
Baud Rate Generator Block Diagram ...............................................................................................
Serial Operating Mode Register 2 Format ........................................................................................
Asynchronous Serial Interface Mode Register Format .....................................................................
Asynchronous Serial Interface Status Register Format ....................................................................
Baud Rate Generator Control Register Format ................................................................................
Asynchronous Serial Interface Transmit/Receive Data Format ........................................................
Asynchronous Serial Interface Transmission Completion Interrupt Request Generation Timing .....
Asynchronous Serial Interface Reception Completion Interrupt Request Generation Timing ..........
Receive Error Timing ........................................................................................................................
Receive Buffer Register (RXB) Status and Receive Completion Interrupt Request (INTSR)
Generation When Receiving Is Terminated ......................................................................................
3-Wire Serial I/O Mode Timing..........................................................................................................
Circuit of Switching in Transfer Bit Order ..........................................................................................
Receive Completion Interrupt Request Generation Timing (When ISRM = 1)..................................
Period that Reading Receive Buffer Register Is Prohibited ..............................................................
435
436
438
439
441
442
455
457
458
459
460
466
467
468
469
19-12
19-13
19-14
19-15
20-1
20-2
20-3
Real-time Output Port Block Diagram...............................................................................................
Real-time Output Buffer Register Configuration ...............................................................................
Port Mode Register 12 Format .........................................................................................................
472
473
474