
– ii –
4.4
4.5
Memory Block Function ....................................................................................................... 60
Wait Function......................................................................................................................... 61
4.5.1
Programmable wait function ....................................................................................................... 61
4.5.2
External wait function.................................................................................................................. 62
4.5.3
Relations between programmable wait and external wait ........................................................ 62
Idle State Insertion Function ............................................................................................... 63
Bus Hold Function ................................................................................................................ 64
4.7.1
Outline of function ....................................................................................................................... 64
4.7.2
Bus hold procedure ..................................................................................................................... 64
4.7.3
Operation in power save mode .................................................................................................. 64
Bus Timing............................................................................................................................. 65
Bus Priority ............................................................................................................................ 72
4.10 Memory Boundary Operation Condition ............................................................................ 72
4.10.1
Program space ............................................................................................................................ 72
4.10.2
Data space................................................................................................................................... 72
4.11 Internal Peripheral I/O Interface .......................................................................................... 73
4.6
4.7
4.8
4.9
CHAPTER 5 INTERRUPT/EXCEPTION PROCESSING FUNCTION.................................................... 75
5.1
Features.................................................................................................................................. 75
5.2
Non-Maskable Interrupt ........................................................................................................ 78
5.2.1
Accepting operation .................................................................................................................... 79
5.2.2
Restore operation........................................................................................................................ 81
5.2.3
NP flag ......................................................................................................................................... 82
5.2.4
Noise elimination of NMI pin....................................................................................................... 82
5.2.5
Edge detection function of NMI pin ............................................................................................ 82
5.3
Maskable Interrupts .............................................................................................................. 83
5.3.1
Block diagram.............................................................................................................................. 84
5.3.2
Operation ..................................................................................................................................... 85
5.3.3
Restore ........................................................................................................................................ 87
5.3.4
Priorities of maskable interrupts ................................................................................................. 88
5.3.5
Interrupt control register (xxICn) ................................................................................................ 92
5.3.6
External interrupt mode registers 1 to 4 (INTM1 to INTM4) ..................................................... 94
5.3.7
In-service priority register (ISPR) ............................................................................................... 95
5.3.8
Maskable interrupt status flag .................................................................................................... 95
5.4
Software Exception............................................................................................................... 96
5.4.1
Operation ..................................................................................................................................... 96
5.4.2
Restore ........................................................................................................................................ 97
5.4.3
EP flag ......................................................................................................................................... 98
5.5
Exception Trap ...................................................................................................................... 99
5.5.1
Illegal op code definition ............................................................................................................. 99
5.5.2
Operation ..................................................................................................................................... 99
5.5.3
Restore ...................................................................................................................................... 100
5.6
Priority Control.................................................................................................................... 101
5.6.1
Priorities of interrupts and exceptions...................................................................................... 101
5.6.2
Multiple interrupt processing..................................................................................................... 101
5.7
Interrupt Latency Time ....................................................................................................... 103
5.8
Periods Where Interrupt is Not Acknowledged .............................................................. 104